

DOCUMENT SOURCE REFERENCE

HARDWARE	Pentium PC
SOFTWARE	FrameMaker 5.5

The electronic database for this document is maintained by the ASIC group. Please contact the ASIC group regarding any additions or corrections.

Digital ASIC

SAMPLE

Preliminary (a)	Version S2. Created from 70-113268-02	8/16/99		
REV	DESCRIPTION	DATE	ECO	SIGN
Quantum		DOCUMENT TITLE		
By: ASIC Group Leader C. Wong FMTR Block J Appelbaum ATA Block W. Low BFR Block P. Gill SVO T. Luu MTR Block D. Do Clock Block D. Do SER Block M. Uppuluri HNS M. Uppuluri UPI Block H. Wong ECC Block S. Mo Documentation R. C. Ayeras		Specification, Design ASIC		

Q	DOCUMENT NUMBER R.C. Ayeras	REVISION Preliminary (a) Printed 8/22/01	SHEET 1 OF 571
----------	---------------------------------------	--	--------------------------

Q

R.C. Ayeras

DOCUMENT NUMBER

REVISION

Preliminary (a) 8/22/01

SHEET

2 OF 571

GENERAL DESCRIPTION 18

1.1 INTRODUCTION	18
1.2 PART NUMBERS	18
1.3 Operating Conditions and Requirements	18
1.3.1 Operating Temperature Range	18
1.3.2 Power Estimates	18
1.4 CAPABILITIES AND FEATURES	18
1.4.1 ATLAS	18
1.4.2 UPI (Microprocessor Interface)	19
1.4.3 Clock Generation and Control	19
1.4.4 Test Mux	19
1.4.5 Host Interface (ATA)	19
1.4.6 Buffer Control (BFR)	20
1.4.7 Formatter (FMTR)	20
1.4.8 ECC	20
1.4.9 Digital Servo (SVO)	20
1.4.10 Motor (MTR)	21
1.4.11 Serial Interface (SER-RW)	21
1.5 SYSTEM ENVIRONMENT	22
1.5.1 ATA Drive	22
1.5.2 A/V Drive	23
1.6 MEMORY MAPS	24
1.6.1 Ivory Registers	24
1.6.2 V850E Mapping (Non A/V)	25
1.6.3 V850E Mapping A/V	26
1.6.4 SDRAM ADDRESS PINS CONFIGURATIONS	27

USER GUIDE 30

2.1 INITIALIZATION ROUTINES	30
2.1.1 Sonic Initialization	30
2.1.2 BFR Initialization	31
2.2 BASIC FUNCTIONAL OPERATION	31
2.2.1 Disk read/Write	31
2.2.2 ATA Read/Write	31
2.3 MISCELLANEOUS	31
2.3.1 Restrictions (Bugs and/or Design)	31

REGISTER DESCRIPTION 34

3.1 PIN DEFINITIONS	34
3.2 REGISTER DEFINITIONS	41
3.2.1 BUFFER BLOCK	41
3.2.2 BFR Module (8000h – 80F3h)	46
3.2.3 RESERVED (BUFFER 80F4h - 80FFh)	77
3.2.4 FORMATTER REGISTERS (8100h - 81AFh)	77
3.2.5 PROGRAMMING OF SELFSCAN	102
3.2.6 THERMAL ASPERITY (8180h - 818Fh)	104
3.2.7 RESERVED (FMTR/TA/RWIF 81B0h - 81FFh)	110
3.2.8 ECC Address Map	111
3.2.9 ECC Module Registers (8200h - 8300h)	115
3.2.10 RESERVED (ECC 8290h - 829Eh, 829A - 82FFh)	136
3.2.11 AT INTERFACE (SONIC 8300h - 83FFh)	137
3.2.12 1394 (8400h - 84FFh)	182
3.2.13 RESERVED (8500h - 857Fh)	183
3.2.14 CACHE SCAN (8580h - 85FFh)	184

Q	DOCUMENT NUMBER	REVISION	
	R.C. Ayeras	Preliminary (a) 8/22/01	

3.2.15 SERVO (DIGITAL SYNCHRONOUS SPOKE - DSS 8600h - 86FFh)	205
3.2.16 RESERVED SERVO (86A2h - 86FFh)	250
3.2.17 MOTOR CONTROL (8700h - 871Fh)	251
3.2.18 RESERVED MOTOR (8734h - 873Fh)	266
3.2.19 TEST/DEBUG REGISTERS (TMUX 8740h - 875Fh)	266
3.2.20 RESERVED TEST/DEBUG (8760h - 877Fh)	278
3.2.21 CLOCK/APLL REGISTERS (8780h - 879Fh)	278
3.0.1 UPI/PROCESSOR REGISTERS (87C0h -87CFh)	289
3.0.1 RESERVED UPI/PROCESSOR (87D0h - 87DFh)	295
3.0.2 SERIAL BLOCK (87E0h - 87EFh)	296
3.0.3 RESERVED SERIAL (87F0h -87FFh)	297

EXTERNAL TIMING SPECIFICATIONS 298

4.1 MICROPROCESSOR INTERFACE TIMING	298
4.1.1 K7 Read/Write Cycle (Ivory)	298
4.2 BUFFER INTERFACE TIMING	300
4.2.1 Buffer Timing Diagrams Ivory Buffer Performance Limit	300
4.3 1394 TIMING DIAGRAMS	304
4.3.1 TRANSACTION LAYER And ASIC INTERFACE TIMING	304
4.4 AT INTERFACE TIMING	308
4.4.1 Host Interface Timing - PIO	308
4.4.2 Multiword DMA	309
4.4.3 AT IF/Buffer Timing	310
4.4.4 AT IF/Microprocessor Interface Timing	311
4.5 SERVO TIMING	312
4.5.1 Raw Data Timing	312
4.6 SERIAL BLOCK	313
4.6.1 Serial Interface Protocol	313
4.6.2 Serial Interface Timing	314
4.7 MOTOR BLOCK	315
4.7.1 Motor Block Timing	315
4.8 ECC BLOCK	318
4.8.1 GENERAL TIMING DIAGRAMS (For ECC Basic Operation)	318
4.8.2 ECC - FORMATTER INTERFACE TIMING	321
4.8.3 BUFFER - ECC INTERFACE TIMING	324
4.9 Clock Design Requirements	324
4.9.1 SERVO — svoclk1	325
4.9.2 SERVO — svoclk2	325
4.9.3 SERVO — rwclk	326
4.9.4 MOTOR — servoclk1	327
4.9.5 MOTOR — trclk66	327
4.9.6 MOTOR — mtrclk1g	327
4.9.7 MOTOR — mtrclk2g	328
4.9.8 FMTR — bfrclk	328
4.9.9 BFR — bfrclk1m	329
4.9.10 FMTR — rwclk	330
4.9.11 BFR — bfrclk	330
4.9.12 BFR — bfrclk1f	331
4.9.13 BFR — rwclk	332
4.9.14 BFR — refreshed	333
4.9.15 BFR — upi_upclkout	333
4.9.16 ECC — eccclk	333
4.9.17 ECC — rwclk	334
4.9.18 ECC — bfrclk	334
4.9.19 ATA — ifclk1f	335

Q	DOCUMENT NUMBER	REVISION	
	R.C. Ayeras	Preliminary (a) 8/22/01	

4.9.20 ATA — ifclk1g	336
4.9.21 ATA — ifclk2f	337
4.9.22 SERIAL — serclk	337
4.9.23 TMUX — xtal1f	337
4.9.24 UPI — xtal1f	337
4.9.25 UPI — upclkout	338
4.9.26 V850E CORE — coreclk	339
4.9.27 ICE — EMULCLK (pin)	339
4.9.28 AV-ASIC — ATANMINT_AVCLOCK (pin)	340
4.9.29 AVPASIC — UPCLKOUT (pin)	340

PHYSICAL DESCRIPTION 344

5.1 MECHANICAL SPECIFICATIONS	344
5.1.1 Package	344
5.1.2 Miscellaneous	345
5.2 PINOUT	346
5.2.1 Pinout Drawing	346
5.3 ASIC Modes of Operation	352
5.4 Programmable IO Port Assignments and Pull-Up Requirements	355

THEORY OF OPERATIONS 356

6.1 TOP LEVEL DESCRIPTION	356
6.2 POWER MANAGEMENT	357
6.2.1 Overview	357
6.2.2 CORE Processor Power Management Support	357
6.2.3 UDL Power Management Support	357
6.3 BUFFER	357
6.3.1 Introduction	357
6.3.2 Interface Signal Descriptions	361
6.14 AT INTERFACE BLOCK	370
6.14.1 ATIF Block Diagram	370
6.14.2 Introduction	371
6.14.3 ATAUIF Module	371
6.18.1 ATAIO Module	373
6.22.1 TASKFILE Module	375
6.29.1 BFRIF Module	377
6.35.1 INTSTATUS Module	381
6.52.1 CONTROL Module	382
6.60.1 ATATESTMUX Module	398
6.61 RWIF BLOCK	399
6.61.1 Features	399
6.61.2 Serial Command Mode Read/Write Interface	401
6.68 DIGITAL SERVO BLOCK (PRML SPOKE)	405
6.68.1 Format	405
6.75.1 Description Of Interface Pins	408
6.75.2 Synchronous Servo Block Diagram	409
6.75.3 Spoke Operation	409
6.78.1 Track Soft Errors and Data Errors	413
6.80.1 PRS Mode Operation	415
6.86.1 Skip Track Servo Write (STSW) in MOR Mode = 0 (Rembrandt Register)	420
6.86.2 WCS Format	421
6.88.1 WCS Program Example	424
6.88.2 SVO Power Up Sequence	425
6.88.3 Servo NMI Setup	425
6.90.1 Self Servo Write (SSW) Mode	426

Q	DOCUMENT NUMBER	REVISION	
	R.C. Ayeras	Preliminary (a) 8/22/01	

6.92.1 Servo Model State Machine.....	428
6.93 FORMATTER BLOCK.....	431
6.93.1 Features.....	431
6.93.2 Functional Blocks.....	431
6.93.3 Calculator State Machine (CALSM).....	431
6.93.4 Formatter State Machine (FMTRSM).....	431
6.93.5 Defect State Machine (DFSM).....	432
6.93.6 Logical Sector Address Manager (LSAM).....	432
6.93.7 Dialog Between the Formatter and the μ P.....	432
6.93.8 Formatter Command Queue Definition.....	433
6.97 MOTOR BLOCK.....	433
6.97.1 Overview.....	433
6.97.2 I/O Description And Function.....	434
6.100.1 Theory Of Operation.....	443
6.106 SERIAL BLOCK.....	464
6.106.1 Introduction.....	464
6.106.2 Moray R/W Serial Interface.....	465
6.107 ANALOG PHASE LOCK LOOP.....	468
6.107.1 APLL Block Diagram.....	468
6.107.2 PORN.....	468
6.108.1 Reset.....	468
6.108.2 APLL Operating Modes.....	468
6.108.3 APLL Stabilization.....	469
6.110.1 M, N and P Selection Tables.....	471
6.110.2 NEC Electrical Specifications.....	473
6.111 MICROPROCESSOR INTERFACE.....	473
6.111.1 Introduction.....	473
6.111.2 Processor - UPI Block Interface.....	475
6.111.3 UPI - UDL (User Defined Logic) Block Interface.....	475
6.111.4 Miscellaneous UPI Block Signals.....	478
6.112.1 UDL Single Register R/W.....	478
6.115.1 Register Write Timing Examples.....	480
6.116.1 Programmable Hardware Waits.....	482
6.117.1 Suggested Initial Operating Setups.....	483
6.120 CLOCK BLOCK.....	484
6.120.1 Clocks Functions.....	484
6.121 TMUX BLOCK.....	485
6.122 THERMAL ASPERITY.....	485
6.122.1 Features.....	485
6.122.2 Block Diagram.....	486
6.122.3 Input Mode.....	486
6.122.4 Output Mode.....	488
6.123 ECC BLOCK.....	488
6.123.1 Channel To ASIC Interface.....	488
6.125.1 Data Path.....	490
6.126.1 Sector Format.....	492
6.126.2 ECC Equations.....	492
6.130.1 ECC & XC I/O Port Definitions.....	494
6.130.2 ECC Diagrams.....	495
6.130.3 DIB Operation.....	498
6.130.4 ECC On-The-Fly (OTF).....	499
6.134.1 Disk Scan (Leo Mode Only).....	504
6.137 ECC - BUFFER INTERFACE.....	505
6.137.1 Interface Signal Description.....	505
6.138 ECC - FORMATTER INTERFACE.....	506
6.138.1 ECC - Formatter Interface Signal Description.....	506

Q	DOCUMENT NUMBER	REVISION	
	R.C. Ayeras	Preliminary (a) 8/22/01	

**INTERNAL/EXTERNAL
TIMING SPECIFICATIONS
and FLOW DIAGRAMS 508**

7.1 MICROPROCESSOR INTERFACE TIMING..... 508
 7.2 BUFFER INTERFACE TIMING 508
 7.2.1 Buffer Timing Diagrams Ivory Buffer Performance Limit..... 508
 7.6 1394 TIMING DIAGRAMS 512
 7.6.1 TRANSACTION LAYER And ASIC INTERFACE TIMING 512
 7.7 AT INTERFACE TIMING 516
 7.7.1 Host Interface Timing - PIO 516
 7.7.2 Multiword DMA 517
 7.7.3 AT IF/Buffer Timing 518
 7.7.4 AT IF/Microprocessor Interface Timing 519
 7.8 SERVO TIMING..... 520
 7.8.1 Raw Data Timing..... 520
 7.9 SERIAL BLOCK..... 521
 7.9.1 Serial Interface Protocol 521
 7.9.2 Serial Interface Timing 522
 7.10 MOTOR BLOCK 523
 7.10.1 Motor Block Timing 523
 7.11 ECC BLOCK..... 526
 7.11.1 GENERAL TIMING DIAGRAMS (For ECC Basic Operation) 526
 7.11.2 ECC - FORMATTER INTERFACE TIMING 529
 7.11.3 BUFFER - ECC INTERFACE TIMING..... 532

PERFORMANCE 534

8.1 BANDWIDTHS..... 534
 8.1.1 Buffer and Client..... 534
 8.1.2 Host Burst and Sustained..... 534
 8.1.3 Disk Burst and Sustained..... 534
 8.2 ECC CORRECTION AND DETECTION 534

TEST CASE DESCRIPTIONS 536

9.1 TOP LEVEL 536
 9.2 BLOCK LEVEL 536
 9.3 COSIM..... 536
 9.4 COSIM..... 536
 9.5 RANDOM SIMULATION 536

AV Transfer Protocol 538

Update Log 540

Q	DOCUMENT NUMBER	REVISION	
	R.C. Ayeras	Preliminary (a) 8/22/01	

Q DOCUMENT NUMBER R.C. Ayeras	REVISION Preliminary (a) 8/22/01	

LIST OF FIGURES

GENERAL DESCRIPTION 18

Figure 1-1: Eclipse-2 System Block Diagram	22
Figure 1-2: A/V System Block Diagram	23
Figure 1-3: V850E Mapping - AV: 4 Mbits and 16 Mbits SDRAM	25
Figure 1-4: V850E Mapping - AV: 64 Mbits SDRAM	26
Figure 1-5: 4 Mbit SDRAM Address Pins Configuration	27
Figure 1-6: 16 Mbit SDRAM Address Pins Configuration	27
Figure 1-7: 64 Mbit SDRAM Address Pins Configuration	27

USER GUIDE 30

REGISTER DESCRIPTION 34

Figure 3-1: Wedge To Wedge Construction	80
Figure 3-2: Level 1 High Page Address.	123

EXTERNAL TIMING SPECIFICATIONS 298

Figure 4-1: K7 Write Cycle Timing Diagram (Ivory)	298
Figure 4-2: K7 Read Cycle Timing Diagram (Ivory)	299
Figure 4-3: DRAM Read Timing	300
Figure 4-4: DRAM Write Timing.	301
Figure 4-5: Refresh Timing	301
Figure 4-6: DRAM Reads For 2 Channels.	303
Figure 4-7: Transaction Layer Writes to SDRAM (HBRSTENA = 0)	304
Figure 4-8: Transaction Layer Writes to SDRAM (HBRSTENA = 1)	305
Figure 4-9: Transaction Layer Reads To SDRAM (HBRSTENA = 0)	306
Figure 4-10: Transaction Layer Reads To SDRAM (HBRSTENA = 1)	307
Figure 4-11: Programmed I/O	308
Figure 4-12: Multiword DMA Timing	309
Figure 4-13: ATIF/Buffer Host Read Timing	310
Figure 4-14: ATIF/Buffer Host Write Timing	310
Figure 4-15: AT IF/ μ P Interface Timing	311
Figure 4-16: Ivory Rawdata Timing	312
Figure 4-17: Srvstb timing	313
Figure 4-18: Serial Interface Read/Write To A Register	313
Figure 4-19: SCLK Timing	314
Figure 4-20: SDATA Write Timing	314
Figure 4-21: SDATA Read Timing	314
Figure 4-22: Motor Phase Timing Diagram	315
Figure 4-23: Motor Run Logic Timing Diagram	316
Figure 4-24: Motor PWM Logic Block Diagram	317
Figure 4-25: Voice Coil PWM Timing Diagram	318
Figure 4-26: Two Level Syndrome Operation	318
Figure 4-27: Correctable Error, Uncorrectable with Multimedia Support	319
Figure 4-28: Uncorrectable Error, Correctable with Disabled Buffer Correction	319
Figure 4-29: ECC Fault	320
Figure 4-30: Data Timing During a Disk Read.	320

Q	DOCUMENT NUMBER	REVISION	
	R.C. Ayeras	Preliminary (h) 8/22/01	

Figure 4-31: Data Timing During a Disk Write	321
Figure 4-32: ECC Block–Formatter–Write Interface Timing	321
Figure 4-33: ECC Block–Formatter–Read Interface Timing	322
Figure 4-34: ECC Block–Formatter–Write Long Interface Timing	322
Figure 4-35: ECC Block–Formatter–Read Long Interface Timing	323
Figure 4-36: Buffer/ECC Interface Timing	324

PHYSICAL DESCRIPTION 344

Figure 5-1: Ivory (S2) Package Specifications	344
Figure 5-2: Ivory Pinout	347

THEORY OF OPERATIONS 356

Figure 6-1: Ivory Top Level Block Diagram	356
Figure 6-2: Buffer Block Diagram	359
Figure 6-3: Buffer Core Logic	360
Figure 6-4: UPI-Buffer Read Timing	362
Figure 6-5: UPI-Buffer Write Timing	362
Figure 6-6: UPI/Buffer Timing	363
Figure 6-7: Buffer/Cache_scan IF Write Timing	363
Figure 6-8: Write Data Transfer (Host To Buffer)	365
Figure 6-9: Read Data Transfer (Buffer to Host)	366
Figure 6-10: ECC Data Correction Timing Diagram	367
Figure 6-11: Write Data Transfer (Buffer to Formatter)	368
Figure 6-12: Read Data Transfer (Formatter to Buffer)	368
Figure 6-13: Defect-Buffer Interface Timing Diagram	368
Figure 6-14: TA/Buffer Interface Timing Diagram	369
Figure 6-15: Formatter Queue/Buffer Interface Timing	369
Figure 6-16: AT Interface Block Diagram	370
Figure 6-17: Write Strobe Generation Circuit	371
Figure 6-18: PORN Synchronizer Circuit	372
Figure 6-19: Wakeup Timing	372
Figure 6-20: CRC Generator	373
Figure 6-21: Buffer to ATA Read Transfer	377
Figure 6-22: ATA to Buffer Write Transfer	378
Figure 6-23: ATA to Buffer DIB Transfer	378
Figure 6-24: Buffer to ATA DIB Transfer	379
Figure 6-25: DIB Error Generation	380
Figure 6-26: Host Interrupt Logic	382
Figure 6-27: ATIF State Machine (1 of 5)	385
Figure 6-28: ATIF State Machine (2 of 5)	386
Figure 6-29: ATIF State Machine (3 of 5)	387
Figure 6-30: ATIF State Machine (4 of 5)	388
Figure 6-31: ATIF State Machine (5 of 5)	389
Figure 6-32: Sonic State Machine Description	390
Figure 6-33: PIO Write Transfer	391
Figure 6-34: PIO Read Transfer	392
Figure 6-35: DMA Write Transfer	393
Figure 6-36: DMA Read Transfer	394
Figure 6-37: SDMA Write Transfer (1 of 2)	395
Figure 6-38: SDMA Write Transfer (2 of 2)	396
Figure 6-39: SDMA Read Transfer (1 of 2)	397
Figure 6-40: SDMA Read Transfer (2 of 2)	398
Figure 6-41: ATIF TESTIO MUX	399
Figure 6-42: R/W Interface Block Diagram	400
Figure 6-43: Command Interface State Machine	401

Q	DOCUMENT NUMBER	REVISION	
	R.C. Ayeras	Preliminary (h) 8/22/01	

Figure 6-44: Command Mode Interface Examples	403
Figure 6-45: Synchronous Servo block diagram	409
Figure 6-46: Sector Timing Operations	411
Figure 6-47: 1-Bit PRS Operation	414
Figure 6-48: DSVO Multiplier Operation	417
Figure 6-49: Multiplier Block Diagram	417
Figure 6-50: Multiplier Block Diagram For BRSTCAL2 (Dual Frequency)	418
Figure 6-51: Square Root Function Division	419
Figure 6-52: BCV Write Mode Timing	420
Figure 6-53: Skip-Track Servo Write (STSW) in MOR_MODE = 0	421
Figure 6-54: SSW Mode (WCS, FMTRSKPLO programming)	427
Figure 6-55: Servo Model State Machine (Sheet 1 of 3)	428
Figure 6-56: Servo Model State Machine (Sheet 2 of 3)	429
Figure 6-57: Servo Model State Machine (Sheet 3 of 3)	430
Figure 6-58: Defect Entry Format	432
Figure 6-59: DRAM Defect Table Example	432
Figure 6-60: Ivory/Mighty Interface	435
Figure 6-61: Motor Grey Code Sequence	436
Figure 6-62: Ivory/Qombo Interface	438
Figure 6-63: Ivory/Hitachi Combo Interface	440
Figure 6-64: Motor Run Logic Block Diagram	445
Figure 6-65: Motor Control Sequencer Logic	446
Figure 6-66: Motor Top Level State Diagram	447
Figure 6-67: Motor Start Up Block Diagram	448
Figure 6-68: Motor Control Register Address Map	449
Figure 6-69: Motor Phase Timing Diagram	451
Figure 6-70: Motor Run Logic Timing Diagram	453
Figure 6-71: Motor PWM Logic Block Diagram	454
Figure 6-72: Voice Coil PWM Logic Block Diagram	455
Figure 6-73: Voice Coil PWM Timing Diagram	456
Figure 6-74: Voice Coil Position Code Fix (1 of 3)	457
Figure 6-75: Voice Coil Position Code Fix (2 of 3)	458
Figure 6-76: Voice Coil Position Code Fix (3 of 3)	459
Figure 6-77: Qombo Serial Read/Write Transfer	461
Figure 6-78: Serial Block Diagram	465
Figure 6-79: Qombo and Moray state Machine	466
Figure 6-80: Serial Write Cycle	467
Figure 6-81: Serial Read Cycle	467
Figure 6-82: APLL Block Diagram	468
Figure 6-83: APLL Stabilization	470
Figure 6-84: APLL Standby Mode	471
Figure 6-85: uPI Block Diagram	474
Figure 6-86: Register Write (1 SHW, 1PHW) 66.6 MHz Processor to 100 MHz Block	480
Figure 6-87: Register Write (1 SHW, 6 PHW) 66.6 MHz to 40 MHz Block	481
Figure 6-88: Thermal Asperity Block Diagram	486
Figure 6-89: TA Input Mode Example	488
Figure 6-90: 10-Bit Data Path During Disk Read Operations	491
Figure 6-91: 10-Bit Data Path During Disk Write Operations	491
Figure 6-92: Redundancy Generator Timing	491
Figure 6-93: Sector Format	492
Figure 6-94: Read/Write Data Path	492
Figure 6-95: ECC Module Interface Signals	495
Figure 6-96: ECC Block Diagram	496
Figure 6-97: ECC Read Operation	497
Figure 6-98: DIB - Write Operation	498
Figure 6-99: DIB - Read Operation	499

Q	DOCUMENT NUMBER	REVISION	
	R.C. Ayeras	Preliminary (h) 8/22/01	

Figure 6-100: ECC Syndrome Open/Close Protocol	500
Figure 6-101: Two Level Syndrome Operation	501
Figure 6-102: Correctable Error, Uncorrectable with Multimedia Support	502
Figure 6-103: Uncorrectable Error, Correctable with Disabled Buffer Correction	503
Figure 6-104: ECC Fault	503
Figure 6-105: Disk Scan Operation	505
Figure 6-106: ECC/Buffer Interface Signals.	505
Figure 6-107: ECC - Formatter Block Signal Definition	506

INTERNAL/EXTERNAL
TIMING SPECIFICATIONS
and FLOW DIAGRAMS 508

Figure 7-1: DRAM Read Timing.	508
Figure 7-2: DRAM Write Timing.	509
Figure 7-3: Refresh Timing	509
Figure 7-4: DRAM Reads For 2 Channels	511
Figure 7-5: Transaction Layer Writes to SDRAM (HBRSTENA = 0)	512
Figure 7-6: Transaction Layer Writes to SDRAM (HBRSTENA = 1)	513
Figure 7-7: Transaction Layer Reads To SDRAM (HBRSTENA = 0)	514
Figure 7-8: Transaction Layer Reads To SDRAM (HBRSTENA = 1)	515
Figure 7-9: Programmed I/O	516
Figure 7-10: Multiword DMA Timing	517
Figure 7-11: ATIF/Buffer Host Read Timing	518
Figure 7-12: ATIF/Buffer Host Write Timing.	518
Figure 7-13: AT IF/ μ P Interface Timing	519
Figure 7-14: Ivory Rawdata Timing	520
Figure 7-15: Srvstb timing	520
Figure 7-16: Serial Interface Read/Write To A Register	521
Figure 7-17: SCLK Timing	522
Figure 7-18: SDATA Write Timing	522
Figure 7-19: SDATA Read Timing	522
Figure 7-20: Motor Phase Timing Diagram	523
Figure 7-21: Motor Run Logic Timing Diagram	524
Figure 7-22: Motor PWM Logic Block Diagram	525
Figure 7-23: Voice Coil PWM Timing Diagram	526
Figure 7-24: Two Level Syndrome Operation	526
Figure 7-25: Correctable Error, Uncorrectable with Multimedia Support	527
Figure 7-26: Uncorrectable Error, Correctable with Disabled Buffer Correction	527
Figure 7-27: ECC Fault	528
Figure 7-28: Data Timing During a Disk Read.	528
Figure 7-29: Data Timing During a Disk Write	529
Figure 7-30: ECC Block–Formatter–Write Interface Timing	529
Figure 7-31: ECC Block–Formatter–Read Interface Timing	530
Figure 7-32: ECC Block–Formatter–Write Long Interface Timing	530
Figure 7-33: ECC Block–Formatter–Read Long Interface Timing	531
Figure 7-34: Buffer/ECC Interface Timing	532

PERFORMANCE 534

TEST CASE DESCRIPTIONS 536

AV Transfer Protocol 538

Update Log 540

Q	DOCUMENT NUMBER	REVISION
	R.C. Ayeras	Preliminary (h) 8/22/01

LIST OF TABLES

GENERAL DESCRIPTION 18

Table 1-1: Ivory Register Memory Map	24
Table 1-2: Ivory V850E Mapping - Non AV	25
Table 1-3: Ivory V850E Mapping - AV	26

USER GUIDE 30

REGISTER DESCRIPTION 34

Table 3-1: Ivory Pin Definitions (8/13/99)	35
Table 3-2: Buffer Register Summary	41
Table 3-3: Formatter Register Map	77
Table 3-4: Selfscan Compare Register Byte Locations	103
Table 3-5: ECC Address Map	111
Table 3-6: DIB Write Operation	116
Table 3-7: DIB Read Operation	116
Table 3-8: ECC Syndrome Registers (REG-8204h ECTRL1 [9:8] = 00)	127
Table 3-9: 16-Bit Error Location Registers (REG-8204h ECTRL1 [9:8] = 01)	129
Table 3-10: 16-Bit Error Mask Registers (REG-8204h ECTRL1 [9:8] = 10)	130
Table 3-11: 9-Bit Error Location (REG-8204h ECTRL1 [9:8] = 11)	131
Table 3-12: 11-Bit Error Mask Registers (REG-8204h ECTRL1 [9:8] = 11)	132
Table 3-13: AT IF Register Summary	137
Table 3-14: TRPTIME	158
Table 3-15: HNS (Cache Scan) Register Summary	184
Table 3-16: DSS Register Summary	205
Table 3-17: Motor Control Register Summary	251
Table 3-18: TMUX Register Summary	266
Table 3-19: TMUX Test I/O 1 Select Output Signals	267
Table 3-20:	271
Table 3-21: TMUX Test I/O2 Select Output Signals	271
Table 3-22:	276
Table 3-23: Clock Register Summary	278
Table 3-3:	279
Table 3-1:	280
Table 3-2: UPI Register Summary	289
Table 3-4:	289
Table 3-1: Serial Register Summary	296

EXTERNAL TIMING SPECIFICATIONS 298

Table 4-1: K7 Write Cycle Timing (Ivory)	299
Table 4-2: K7 Read Cycle Timing (Ivory)	300
Table 4-3: 60 nSec. EDO DRAM Delay Margins	302
Table 4-4: Programmed I/O	308
Table 4-5: Multiword DMA Timing	309
Table 4-6: Ivory Raw Data Timing	312
Table 4-7: Serial Interface SDATA And SCLK Timing	315
Table 4-8: SERVO — svclk1	325

Q	DOCUMENT NUMBER	REVISION	
	R.C. Ayeras	Preliminary (a) 8/22/01	

Table 4-9: SERVO — svoclk2	325
Table 4-10: SERVO — rwclk	326
Table 4-11: MOTOR — servoclk1	327
Table 4-12: MOTOR — mtrclk66	327
Table 4-13: MOTOR — mtrclk1g	327
Table 4-14: MOTOR — mtrclk2g	328
Table 4-15: FMTR — bfrclk	328
Table 4-16: BFR — bfrclk1m	329
Table 4-17: FMTR — rwclk	330
Table 4-18: BFR — bfrclk	330
Table 4-19: BFR — bfrclk1f	331
Table 4-20: BFR — rwclk	332
Table 4-21: BFR — refreshed	333
Table 4-22: BFR — upi_upclkout	333
Table 4-23: ECC — eccclk	333
Table 4-24: ECC — rwclk	334
Table 4-25: ECC — bfrclk	334
Table 4-26: ATA — ifclk1f	335
Table 4-27: ATA — ifclk1g	336
Table 4-28: ATA — ifclk2f	337
Table 4-29: SERIAL — serclk	337
Table 4-30: TMUX — xtal1f	337
Table 4-31: UPI — xtal1f	337
Table 4-32: UPI — upclkout	338
Table 4-33: CORE — coreclk	339
Table 4-34: ICE — EMULCLK	339
Table 4-35: AV-ASIC — ATANMI_AVCLOCK	340
Table 4-36: AV-ASIC — UPCLKOUT	340

PHYSICAL DESCRIPTION 344

Table 5-1: Ivory Pin Description	347
Table 5-2: Ivory/Indigo Programmable Port Assignments: ATA	355
Table 5-3: Ivory/Indigo Programmable Port Assignments: AV	355

THEORY OF OPERATIONS 356

Table 6-1: CRC Polynomial Equations	374
Table 6-2: ATA Signal Muxing in Various Modes	374
Table 6-3: Taskflie Register Summary	375
Table 6-4: ATIF Status Bits	376
Table 6-5: State Machine Signal Descriptions	384
Table 6-6: DATA[7:0] Roles in Various Modes	408
Table 6-7: XOR Patterns Yielding Full Length (255) for PRSPOLY	415
Table 6-8: XOR Patterns Yielding Nearly Full Length (217) for PRSPOLY	415
Table 6-9: WCS Do Instructions	422
Table 6-10: WCS Jump Instructions	423
Table 6-11: WCS Wait Instructions	424
Table 6-12: UNLOCK Output	470
Table 6-13: STBY (Standby Control Signal)	471
Table 6-14: APLL Operating Conditions	473
Table 6-15: APLL AC/DC Characteristics (Ta=-40°C-85°C, AV _{DD} =3.0-3.6V)	473
Table 6-16: Programming Hardware Wait Count Values	483
Table 6-17: Ivory Clocks	484
Table 6-18: ECC Block I/O Description	494
Table 6-19: DIB Modes of Operation	498
Table 6-20: Worst Case Error Correction Time	500

Q	DOCUMENT NUMBER	REVISION	
	R.C. Ayeras	Preliminary (a) 8/22/01	

Table 6-21: Firmware Readback Status (ECC-OTF) 504

INTERNAL/EXTERNAL
TIMING SPECIFICATIONS
and FLOW DIAGRAMS 508

Table 7-1: 60 nSec. EDO DRAM Delay Margins 510
Table 7-2: Programmed I/O 516
Table 7-3: Multiword DMA Timing 517
Table 7-4: Ivory Raw Data Timing 520
Table 7-5: Serial Interface SDATA And SCLK Timing 522

PERFORMANCE 534

TEST CASE DESCRIPTIONS 536

AV Transfer Protocol 538

Update Log 540

Q DOCUMENT NUMBER	R.C. Ayeras	REVISION	Preliminary (a) 8/22/01

ASIC VOLUME 1 - FIRMWARE

Volume 1 contains the Firmware Specification
(Sections 1 through 5).

Q DOCUMENT NUMBER R.C. Ayeras	REVISION Preliminary (a) 8/22/01	



Q DOCUMENT NUMBER R.C. Ayeras	REVISION Preliminary (a) 8/22/01	

Volume 1 Section 2
USER GUIDE

2.1 INITIALIZATION ROUTINES

2.1.1 Sonic Initialization

The Sonic block powers on as busy and the registers power up with all zeros. To initialize the block, the following registers must be programmed in the sequence shown below:

- 1) Set ATA clock to 100 Mhz in Clock block
Set ATACLK = 8'h02
- 2) Set MaxLba to the capacity of the drive
Set MAXLBA1, MAXLBA2, MAXLBA3, MAXLBA4.
- 3) Set MaxCHSLba to the logical CHS of the drive
Set MAXCHSLBA1, MAXCHSLBA2, MAXCHSLBA3, MAXCHSLBA4.
- 4) Set the size of the write command queue
Set WCQSIZE to the Command Queue Size.
- 5) Clear Interrupts (INTST)
Set INTSTL = 8'hFF;
Set INTSTH = 8'hFF;
Set INTSTL2 = 8'hFF;
- 6) Enable Interrupt Masks (INTMSK)
Set INTMSKL = 8'hFF;
Set INTMSKH = 8'hFF;
Set INTMSKL2 = 8'hFF;
- 7) Program Sector and Head roll over
Set SECROLL and HEADROLL to drive configuration.
- 8) Program Sector Per Track and Sectors per Cylinder for CHS to LBA conversion
Set SECPERTRK, SECPERCYLLO and SECPERCYLHI
- 9) Program Physical and Logical Ecc byte count
Set LOGECCCNT and PHYECCCNT
- 10) Enable Commands for hardware decode (CMDENL & CMDENH)ó
Set CMDENL = 8'hFF;ó
Set CMDENH = 8'hFF;
- 11) Clear busy (set bit 4 of IFCTL 1)
- 12) Program Host Status register (HSTSTAT)
Set HSTSTAT = 8'h50;

Q DOCUMENT NUMBER R.C. Ayeras	REVISION Preliminary (a) 8/22/01	SHEET 30 OF 571
---	--	---------------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF QUANTUM CORPORATION. THE POSSESSOR AGREES TO MAINTAIN THIS DOCUMENT IN CONFIDENCE, NOT TO REPRODUCE, COPY, REVEAL OR PUBLISH IT IN WHOLE OR IN PART.

2.1.2 BFR Initialization

The BFR initialization routine follows.

```

begin
  'uwrreg (24'hff: 8783, 8'h02)
  if sdram 4mbit_10ns
    'uwrreg (24'hFF: 8780, 8'h04)           // for 4Mbit DRAM write these values
    'uwrword(24'hFF: 8062, 16'h F1C7)
  else if sdram 16mbit_10ns
    'uwrreg(24'hFF 8780, 8'h44)           // for 16Mbit DRAM put the following values
    'uwrword (24'hFF8062, 16'hF0B4)
  else if sdram 64mbit_10ns
    'uwrreg(24'hFF 87802, 8'h484)        // for 64Mbit DRAM put following values
    'uwrword (24'hFF8062, 16'hF9E7);
  endif
  uwrreg (24'hFF8061, 8'h00);
  no_op
  no_op
  uwrreg (24'FF8061, 8'h00);
end initialization routine

```

Q DOCUMENT NUMBER R.C. Ayeras	REVISION Preliminary (a) 8/22/01	SHEET 31 OF 571
<p align="center">NOTICE OF PROPRIETARY PROPERTY</p> <p>THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF QUANTUM CORPORATION. THE POSSESSOR AGREES TO MAINTAIN THIS DOCUMENT IN CONFIDENCE, NOT TO REPRODUCE, COPY, REVEAL OR PUBLISH IT IN WHOLE OR IN PART.</p>		

ASIC VOLUME 2 - HARDWARE

Volume 2 contains the ASIC Hardware Specification
(Sections 6 through 9).

Q DOCUMENT NUMBER R.C. Ayeras	REVISION Preliminary (a) 8/22/01	



Q DOCUMENT NUMBER R.C. Ayeras	REVISION Preliminary (a) 8/22/01	

Volume 2 Section 5 PHYSICAL DESCRIPTION

5.1 MECHANICAL SPECIFICATIONS

5.1.1 Package

176 plastic TQFP, 0.4 mm pin pitch, refer to Figure 5-1: for additional information..




Figure 5-1: ASIC Package Specifications


<p>Q DOCUMENT NUMBER</p> <p style="text-align: center;">R.C. Ayeras</p>	<p>REVISION</p> <p style="text-align: center;">Preliminary (a) 8/22/01</p>	<p>SHEET</p> <p style="text-align: center;">344 OF 571</p>
--	---	---

5.1.2 Miscellaneous

- Low power CMOS 2.5 V/0.25 μm Standard Cell technology.
- RAM cells:
 - one (128 Words x 16 Bits) 18,025 grids
 - two (64 Words x 16 Bits) 23,00 grids
 - two (64 Words x 47 bits) 61,252 grids
 - one (16 Words x 16 Bits) 6.710 grids
 - one (32 Words x 16 Bits) 8,072 grids
- NEC V850E Core 75,000 grids
- BFR Block 92,300 grids
- ECC Block 169,000 grids
- FMTR Block 59.400 grids
- μPI Block 17,800 grids
- Motor Block 20.170 grids
- Clock Block 19.700 grids
- Serial Block 2,200 grids
- Servo Block 66,500 grids
- Tmux Block 10,400 grids
- ATA Block 70,400 grids
- Cache Scan Block 61,400 grids

5.2 PINOUT

5.2.1 Pinout Drawing



C. Wong R10 9/3/99

Q	DOCUMENT NUMBER	REVISION	SHEET
	R.C. Ayeras	Preliminary (a) 8/22/01	346 OF 571

Figure 5-2: ASIC Pinout

Pin Descriptions

Table 5-1: ASIC Pin Description

PIN NUMBER	SIGNAL NAME	DESCRIPTION
SYSTEM Total 43 Pins		
3	IREF	1. Current reference for ATA100 I/Os. 2. Requires an external resistor, 1kΩ +/- 1%, wired to ground.
152	XTLNP1	3. 40MHz resonator input 4. APLL test mode: REFCLK
151	XTLOUT1	40MHz resonator output
92	TESTIO1	1. Core test mode: Test bidi signal #29. 2. Other modes: TRIGGER IN or multiplex UDL output signals. POR default to output mode. 3. APLL test mode: VCO
155	TST2_XCLK1A_SMODE	1. ATA or A/V normal mode: TRIGGER IN or multiplex UDL output signals. 2. Core test mode: Test bidi signal #19. 3. Other modes: EXTCLK1A, or TRIGGER IN or multiplex UDL output signals. POR default to input mode. 4. APLL test mode: VCOP
16	VDD5 (1)	5v supply for the ATA interface signals.
5, 27, 44, 50, 66, 73, 96, 112, 141, 166	VDD (10)	3.3v supply pins. Pins 29 and 44 are dedicated for the UDMA IO ring.
22, 60, 88, 94, 132, 159, 176	VDD2 (7)	2.5v supply for the internal UDL and the processor core.
4, 11, 35, 45, 55, 65, 71, 81, 89, 103, 121, 133, 153, 164, 171	VSS (16)	Digital ground. Pins 12, 23, and 35 are dedicated to the UDMA IO ring.
154	VDDA	Frequency synthesizer isolated supply pin: 1. For ASIC, it is 3.3v; Also, the resonator IO shares this supply. 2. For ASIC, it is 2.5v.
150	VSSA	Frequency synthesizer isolated ground pin: 1. For ASIC, the resonator IO shares this ground pin.
149	VDDPWM	Motor PWM output signal isolated 3.3v supply.
147	VSSPWM	Motor PWM output signal isolated ground pin.
UPI I/F Total 39 pins		
104	MAD0P10_MAD0	1. ATA normal mode: Port 1, bit 0 2. ATA emulation mode: multiplexed data and address bit 0 3. A/V normal or emulation mode: multiplexed data and address bit 0 4. Core test mode: Test bidi signal #0
105	MAD1P11_MAD1	1. ATA normal mode: Port 1, bit 1 2. ATA emulation mode: multiplexed data and address bit 1 3. A/V normal or emulation mode: multiplexed data and address bit 1 4. Core test mode: Test bidi signal #1
106	MAD2P12_MAD2	1. ATA normal mode: Port 1, bit 2 2. ATA emulation mode: multiplexed data and address bit 2 3. A/V normal or emulation mode: multiplexed data and address bit 2 4. Core test mode: Test bidi signal #2
107	MAD3P13_MAD3	1. ATA normal mode: Port 1, bit 3 2. ATA emulation mode: multiplexed data and address bit 3 3. A/V normal or emulation mode: multiplexed data and address bit 3 4. Core test mode: Test bidi signal #3
108	MAD4P14_MAD4	1. ATA normal mode: Port 1, bit 4 2. ATA emulation mode: multiplexed data and address bit 4 3. A/V normal or emulation mode: multiplexed data and address bit 4 4. Core test mode: Test bidi signal #4
109	MAD5P15_MAD5	1. ATA normal mode: Port 1, bit 5 2. ATA emulation mode: multiplexed data and address bit 5 3. A/V normal or emulation mode: multiplexed data and address bit 5 4. Core test mode: Test bidi signal #5
110	MAD6P16_MAD6	1. ATA normal mode: Port 1, bit 6 2. ATA emulation mode: multiplexed data and address bit 6 3. A/V normal or emulation mode: multiplexed data and address bit 6 4. Core test mode: Test bidi signal #6
111	MAD7P17_MAD7	1. ATA normal mode: Port 1, bit 7 2. ATA emulation mode: multiplexed data and address bit 7 3. A/V normal or emulation mode: multiplexed data and address bit 7 4. Core test mode: Test bidi signal #7

5.2 PINOUT 5.2.1 Pinout Drawing

Table 5-1: ASIC Pin Description (Continued)

PIN NUMBER	SIGNAL NAME	DESCRIPTION
113	MAD8_MAD8	1. ATA normal mode: Not used 2. ATA emulation mode: multiplexed data and address bit 8 3. A/V normal or emulation mode: multiplexed data and address bit 8 4. Core test mode: Test bidi signal #8
114	MAD9P26_MAD9	1. ATA normal mode: Port 2, bit 6 2. ATA emulation mode: multiplexed data and address bit 9 3. A/V normal or emulation mode: multiplexed data and address bit 9 4. Core test mode: Test bidi signal #9
115	MAD10P27_MAD10	1. ATA normal mode: Port 2, bit 7 2. ATA emulation mode: multiplexed data and address bit 10 3. A/V normal or emulation mode: multiplexed data and address bit 10 4. Core test mode: Test bidi signal #10
116	MAD11P35_MAD11	1. ATA normal mode: Port 3, bit 5 2. ATA emulation mode: multiplexed data and address bit 11 3. A/V normal or emulation mode: multiplexed data and address bit 11 4. Core test mode: Test bidi signal #11
117	MAD12P36_MAD12	1. ATA normal mode: Port 3, bit 6 2. ATA emulation mode: multiplexed data and address bit 12 3. A/V normal or emulation mode: multiplexed data and address bit 12 4. Core test mode: Test bidi signal #12
118	MAD13P37_MAD13	1. ATA normal mode: Port 3, bit 7 2. ATA emulation mode: multiplexed data and address bit 13 3. A/V normal or emulation mode: multiplexed data and address bit 13 4. Core test mode: Test bidi signal #13
119	MAD14P24_MAD14	1. ATA normal mode: Port 2, bit 4 2. ATA emulation mode: multiplexed data and address bit 14 3. A/V normal or emulation mode: multiplexed data and address bit 14 4. Core test mode: Test bidi signal #14
120	MAD15P22_MAD15	1. ATA normal mode: Port 2, bit 2 2. ATA emulation mode: multiplexed data and address bit 15 3. A/V normal or emulation mode: multiplexed data and address bit 15 4. Core test mode: Test bidi signal #15
122	A16_MODE0	1. ATA or A/V emulation mode: address bit 16 2. During POR, latched in as MODE bit 0 3. Core test mode: Test input #33 4. APLL test mode: M[0]
123	A17_MODE1	1. ATA or A/V emulation mode: address bit 17 2. During POR, latched in as MODE bit 1 3. Core test mode: Test input #34 4. APLL test mode: M[1]
124	A18_MODE2	1. ATA or A/V emulation mode: address bit 18 2. During POR, latched in as MODE bit 2 3. Core test mode: Test input #32 4. APLL test mode: M[2]
125	A19_SI	1. ATA or A/V emulation mode: address bit 19 2. ATA or A/V normal mode: Serial input for external FLASH upload
126	A20_SO	1. ATA or A/V emulation mode: address bit 20 2. ATA or A/V normal mode: Serial output for external FLASH download 3. APLL test mode: FRANGE
127	A21_AVSEL	1. ATA or A/V emulation mode: address bit 21 2. A/V normal mode: A/V select to ASIC 2 (output) 3. Core test mode: Test bidi signal #24 4. APLL test mode: M[3]
128	A22_MODE3	1. ATA or A/V emulation mode: address bit 22 2. During POR, latched in as MODE bit 3 3. Core test mode: Test input #37 4. APLL test mode: M[4]
129	A23_MODE4	1. ATA or A/V emulation mode: address bit 23 2. During POR, latched in as MODE bit 3 3. Core test mode: Test input #38 4. APLL test mode: N[0]
130	BRSTRQ_SC	1. ATA or A/V emulation mode: Burst transfer request (input) 2. ATA or A/V normal mode: Serial clock for external FLASH (output)
131	UPR_WN	1. ATA or A/V emulation mode: IO R/W (input) 2. A/V normal mode: IO R/W (output from core to ASIC 2) 3. Core test mode: Test bidi signal #25
134	UPLBEN	1. ATA or A/V emulation mode: IO R/W low byte enable (input) 2. A/V normal mode: IO R/W low byte enable (output from core to ASIC 2) 3. Core test mode: Test bidi signal #26

Table 5-1: ASIC Pin Description (Continued)

PIN NUMBER	SIGNAL NAME	DESCRIPTION
135	UPUBEN	1. ATA or A/V emulation mode: IO R/W high byte enable (input) 2. A/V normal mode: IO R/W high byte enable (output from core to ASIC 2) 3. Core test mode: Test bidi signal #27
95	ATANMINT_AVCLKOCK	1. ATA emulation mode: Servo (NMI) interrupt (output) 2. Core test mode: Test bidi signal #28 3. AV normal and emulation mode: AV Clock
91	FINT	1. ATA or A/V emulation mode: Formatter interrupt (output) 2. ATA or A/V normal mode: SpareInt (input) 3. Core test mode: Test output #32 4. APLL test mode: N[2]
5	HRESINT_P25	1. ATA or A/V emulation mode: Host reset interrupt (output) 2. ATA normal mode: PORT 2, bit 5 (IDE_CABLE_SELECT)
93	ATAHINT_AVCLKEN	1. ATA emulation mode: Host interrupt (output) 2. AV normal and emulation mode: AV clock enable 3. Core test mode: Test bidi signal #20 4. APLL test mode: PWRDN
139	MTRINT	1. ATA or A/V emulation mode: Mighty motor interrupt (output) 2. ATA or A/V emulation mode: Redwood motor interrupt (input) 3. Core test mode: Test bidi signal #21 4. APLL test mode: N[1]
97	UPDSTBN	1. ATA or A/V emulation mode: IO R/W data Strobe (input) 2. A/V normal mode: IO R/W data strobe (output from core to ASIC 2) 3. Core test mode: Test bidi signal #22
98	PORN	1. All modes: power on reset
99	UPWAITN	1. ATA or A/V emulation mode: processor wait (output) 2. Core test mode: Test input #35
100	UPCLKOUT	1. All modes: processor clock for burst mode (3.3v failsafe)
101	UPASTB	1. ATA or A/V emulation mode: IO R/W address Strobe (input) 2. A/V normal mode: IO R/W address strobe (output from core to ASIC 2) 3. Core test mode: Test bidi signal #23
102	EMULCLK	1. All modes: Emulation clock
SDRAM I/F (Buffer) Total 37 pins		
77(MSB), 78, 76, 79, 80, 83, 85, 87, 90, 86, 84, 82(LSB)	BADD[11:0]	1. All modes: Buffer address [11:0] for 4 Mbit SDRAM, badd[7:0] 2. For 16Mb SDRAM: BADD[9:8] mapped to SDRAM pin ADD{11:10}, BADD[11:10] mapped to SDRAM pin ADD[9:8], BADD[7:0] mapped to ADD[7:0]. 3. For 64 Mbit SDRAM : BADD[11:8] mapped to BADD[13:10]
62	BDAT9_BADD8	1. All modes: Buffer data bit 9 2. For 64 Nbit SDRAM : shared with BADD[8]
64	BDAT8_BADD9	1. All modes: Buffer data bit 8 2. For 64 Mbit SDRAM : shared with BADD[9]
47(MSB), 49, 52, 54, 57, 59(LSB)	BDAT[15:10]	1. All modes: Buffer data [15:10].
63(MSB), 61, 58, 56, 53, 51, 48, 46(LSB)	BDAT[7:0]	1. All modes: Buffer data [7:0]
68	BWEN	1. All modes: Buffer write enable
69	DQMH	1. All modes: Buffer high byte enable
67	DQML	1. All modes: Buffer low byte enable
70	BCASN	1. All modes: Buffer column address strobe
74	BRASN	1. All modes: Buffer row address strobe
72	SDRAMCLK	1. All modes: Buffer clock
75	SDRAMCS	1. All modes: Buffer chip select
Motor I/F Total 10 pins		
142	SC1_MSCLK	1. Mighty : Spindle phase 1 2. Redwood : Serial port clock 3. Core test mode: Test output #33
143	SC2_MS DAT	1. Mighty : Spindle phase 2 2. Redwood : Serial port data 3. Core test mode: Test bidi signal #16
140	SC3_MSENA	1. Mighty : Spindle phase 3 2. Redwood : Serial port enable 3. Core test mode: Test bidi signal #17 4. APLL test mode: RESET

Table 5-1: ASIC Pin Description (Continued)

PIN NUMBER	SIGNAL NAME	DESCRIPTION
136	SENU_FS	1. Mighty : Sense phase U 2. Redwood : Failsafe (same as UPF) 3. Core test mode: Test bidi signal #31 4. APLL test mode: BYPASS
137	SENV_EXTCLK2B	1. Mighty : Sense phase V 2. Core test mode: Test bidi signal #30 3. APLL test mode: P[1]
138	SENV_EXTCLK1B	1. Mighty : Sense phase W 2. Core test mode: Test input #36 3. APLL test mode: P[0]
148	VIPWMH_SVDAT	1. Mighty : PWM (MSB) to control voice coil current 2. Redwood : PWM Serial port data
144	VIPWML	1. Mighty : PWM (LSB) to control voice coil current
146	SIPWM	1. Mighty : PWM to control motor current
145	SHOCK_XCLK2A_TST 2	1. Shock Sensor detection 2. EXTCLK2A 3. In Mighty mode: TESTIO2 4. Core test mode: Test bidi signal 18 5. PC debug mode: PC(18)
ATA Interface Total 31 pins		
25	HD0_PORT10	1. Normal ATA mode: HD0 2. Normal A/V mode: Port 1, bit 0 3. Program Count Debug mode: PC[1]
22	HD1_PORT11	1. Normal ATA mode: HD1 2. Normal A/V mode: Port 1, bit 1 3. Program Count Debug mode: PC[2]
20	HD2_PORT12	1. Normal ATA mode: HD2 2. Normal A/V mode: Port 1, bit 2 3. Program Count Debug mode: PC[3]
17	HD3_HACK	1. Normal ATA mode: HD3 2. Normal A/V mode: Host ACK 3. Program Count Debug mode: PC[4]
15	HD4_AVNMINT	1. Normal ATA mode: HD4 2. AV emulation mode: NMINT 3. Program Count Debug mode: PC[5]
11	HD5_PORT15	1. Normal ATA mode: HD5 2. Normal A/V mode: Port 1, bit 5 3. Program Count Debug mode: PC[6]
9	HD6_PORT16	1. Normal ATA mode: HD6 2. Normal A/V mode: Port 1, bit 6 3. Program Count Debug mode: PC[7]
7	HD7_PORT35	1. Normal ATA mode: HD7 2. Normal A/V mode: Port 3, bit 5 3. Program Count Debug mode: PC[8]
8	HD8_PORT17	1. Normal ATA mode: HD8 2. Normal A/V mode: Port 1, bit 7 3. Program Count Debug mode: PC[9]
10	HD9_PORT36	1. Normal ATA mode: HD9 2. Normal A/V mode: Port 3, bit 6 3. Program Count Debug mode: PC[10]
13	HD10_PORT37	1. Normal ATA mode: HD10 2. Normal A/V mode: Port 3, bit 7 3. Program Count Debug mode: PC[11]
16	HD11_PORT22	1. Normal ATA mode: HD11 2. Normal A/V mode: Port 2, bit 2 3. Program Count Debug mode: PC[12]
19	HD12_PORT24	1. Normal ATA mode: HD12 2. Normal A/V mode: Port 2, bit 4 3. Program Count Debug mode: PC[13]
21	HD13	1. Normal ATA mode: HD13 2. Normal A/V mode: Port 2, bit 5 3. Program Count Debug mode: PC[14]
24	HD14_AVRESETN	1. Normal ATA mode: HD14 2. All AV mode: AV reset from ASIC 2 3. Program Count Debug mode: PC[15]

Table 5-1: ASIC Pin Description (Continued)

PIN NUMBER	SIGNAL NAME	DESCRIPTION
26	HD15_IFWAITN	1. Normal ATA mode: HD15 2. ALL AV modes: Interface waitn 3. Program Count Debug mode: PC[16]
6	HRESETN	1. All ATA mode: Host Reset_
28	IOWN	1. All ATA mode: IO Write_
27	DMARQ	1. All ATA mode: DMA Request
30	IORN	1. All ATA mode: IO Read_
31	IORDY	1. All ATA mode: IO Ready
32	DMACKN	1. All ATA mode: DMA ACK_
33	IRQ14_AVINT	1. All ATA mode: IRQ14 2. All A/V mode: A/V Host Interrupt In
34	IOCS16N_AVHINT	1. All ATA mode: IOCS16_ 2. AV emulation mode: AV host Interrupt out
36	HA1	1. All ATA mode: Host Address 1
37	PDIAG_PORT14	1. All ATA mode: PDIAG_ 2. Normal A/V mode: Port 1, Bit 4
38	HA0	1. All ATA mode: Host Address 0
43	DASP_PORT13	1. All ATA mode: DASP 2. Normal A/V mode: Port 1, bit 3 3. Program Count Debug mode: PC[17]
40	HA2	1. All ATA mode: Host Address 2
42	CS1N_HREQ	1. All ATA mode: Chip Select 1_ 2. All A/V mode: Host Request
41	CS0N	1. Normal ATA mode: Chip Select 0_
R/W I/F (FMTR) Total 18 pins		
3(MSB), 2, 175, 174, 173, 172, 170, 169, 168, 167(LSB)	RWDAT[9:0]	1. All Modes: Channel data during Read, Write, and Servo operation
163	FAULTN	1. All Modes: Read channel or Preamp fault_
160	S_RCLK	1. All Modes: Channel Serial port clock & REFCLK
162	SDATA	1. All Modes: Channel Serial port data
161	AUXCTL	1. All Modes: Extended control
156	WRGATEIN	1. All Modes: Enables write data drives & preamp wrkout via quiet buffer on channel
158	RWGATE	1. All Modes: Functions as "read gate" or "write gate", as per state of WRGATEIN
157	SVOGATE	1. All Modes: Enable servo mode operation
165	RWCLK	1. All Modes: RW clock

5.3 ASIC MODES OF OPERATION

The ASIC family has twenty-six modes of operation which are determined by the states of the five mode pins upon the rising edge of reset: PORN, 121.

The mode pins are A23, MODE4, A22_MODE4, A22_MODE3, A18_MODE2, A17_MODE1, A16_MODE0, and chip pins 155, 153, 149, 148, 146. All mode pins except A16_MODE0 have internal pull-downs; A16_MODE0 has an internal pull-up. All modes are assigned with a mode number Mxx, where xx is the decimal value from the mode pins upon POR. M0 and M1 are reserved to the ATA_Standalone and ATA_Emulation modes, respectively, so that they are compatible with Tristar.

Following is a brief description of the twenty-six modes, including debug modes.

Note: The ATA drive heads must use M0 and M1 (M10 and M11 for the AV drive team) for drive bring-up and testing. M4 for the ATA and M14 for the AV are the emergency modes which allow the core program counter value to be observed at the chip IO.

M0:ATA Standalone

- Normal core run mode.
- External FLASH code downloaded into internal SRAM after POR (E/P builds).
- 16 programmable IO ports available on the MAD bus and "HRESINT".
- APLLs have been checked out: They are functioning.
- Core powered up with the OSC 40 MHz: FW can switch the core clock to 33MHz, 50MHJz, or 66MHz.
- Normally, external clocks are not required: SHOCK, TESTIO2, SENV, and SENW are used. If either or both EXTCLK2 or EXTCLK1 is required, they can be received through pins SHOCK and TESTIO2, respectively.
- There must be an internal Shock Enable register bit (POR default is *disabled*). It must be set to *enabled* when SHOCK is used normally.
- Functional HW blocks provide options to select the OSC, APLL outputs, or APLL output derivatives.

M1: ATA Emulation

- Normal emulation debug/run mode: Test Vector generation mode.
- 40 MHz OSC clock to core during POR; then use STOPB to step the core.
- 16 Programmable IO ports available from the emulator.
- If APLLs are working (normal emulation mode):
 - 13.3MHz EMULCLK (66MHz μ P clock) is the POR default.FW can switch to other EMULCLK frequencies (6.6MHz, 8MHz, 10MHz).
 - External clocks are not required. SHOCK, TESTIO2, SENV, and SENW are used normally.
 - Function HW blocks provide options to select the OSC, APLL outputs, or APLL output derivatives.
- If the APLLs or the OSC are not working:
 - If NO EMULCLK, then use an external emulation clock.
 - To determine which clock is non-functional, bring out the OSC clock (POR) default) and APLL outputs to TESTIO1 one at a time.
 - Use SHOCK as EXTCLK2 to bring in 66.6MHz, and use TESTIO2 as EXTCLK1 to provide 100MHz.
 - Functional HW blocks provide the ability to select a clock that is available.
- With EXTCLK1 and EXTCLK2 brought in from TESTIO2 and SHOCK, respectively, this mode can be used to generate test vectors for all blocks except for the servo blocks and the tmux blocks. EXTCLK1 and EXTCLK2 can also be used to generate IDDQ test vectors.



DOCUMENT NUMBER

R.C. Ayeras

REVISION

Preliminary (a) 8/22/01

SHEET

352 OF 571

M2: ATA Standalone Debug

- Core debug mode for checking the core/UDL interface. Similar to M0 (ATA_Standalone), with the following modifications:
 - The Core receives clock from EXTCLK2 through the SHOCK pin, instead of APLL.
 - Internal Shock Enable bit remains disabled.

M3: ATA Emulation Test

- Similar to M1 (ATA_Emulation) except for the following:
 - EXTCLK1 and EXTCLK2 are brought in from SENW and SENV, respectively. This mode is used to generate test vectors for the servo block and the tmux blocks, respectively. This can also be used to generate IDDQ test vectors.

M4: ATA PC Debug

- Similar to M0 (ATA_Standalone) except with the following:
 - ATA cable is disconnected.
 - 16 programmable IO ports are available on the MAD bus and the HRESING pin.
 - Core Program Count [18:1] are visible on ATA HD, IORN, and DASP lines.

M5: ATA CORE IF TEST

- CORE/UDL Test Vector generation mode.

M6: ATA Emulation 33

- Similar to M1 (ATA_Emulation) except that EMULCLK is set to 6.6MHz (33MHz μ P clock) at POR. It can be switched to other frequencies by FW.

M7: ATA Emulation 50

- Similar to M1 (ATA_Emulation), except that EMULCLK is set to 10MHz (50MHz mP clock) and POR. It can be switched to other frequencies, 6.6MHz, 8MHz, or 13.3MHz, by FW.

M8: ATA Emulation 40

- Similar to M1 (ATA_Emulation), except that EMULCLK is set to 8MHz (40MHz μ P clock) at POR. It can be switched to other frequencies by FW: 6.6MHz, 10MHz, 13.3MHz.

M9: ATA Standalone Profile: New for V2

- Except Port2.5 (CABLE_SELECT_IDE), all programmable IO ports defined in normal ATA standalone modes (M0, M2, M4, and M5), are NOT available.
- Pins 120-113 and 111-104 are re-defined as the normal bi-directional uP MAD bus.
- All five processor control signals are driven by the Core and available on the pins UPR_WN, UPDSTBN, UPASTB, UPLBEN, and UPUBEN.
- Pin 127 (A21_AVSEL) is asserted when address between 00FF:8400h to 00FF:84FFh is decoded, indicating this is in the FW profiling arrange.

M10: AV Standalone:

- Similar to M0 (ATA_Standalone) except with the following modifications:
 - ATA interface control signal pins are re-defined to interface with ASIC 2
 - UP interface pins are needed for the core to talk to ASIC 2
 - Programmable I/O ports are available on the ATA interface data pins
 - AV FW_Profiling functional mode

M11: AV Emulation:

- Similar to M1 (ATA_Emulation) except with the following modifications:
 - ATA control signal pins are re-defined to interface with ASIC 2

M12: AV Standalone Debug:

- Similar to M2 (ATA_Standalone_Debug) except with the following modifications:
 - ATA interface control signal pins are re-defined to interface with ASIC 2
 - UP interface pins are needed for the core to talk to ASIC 2
 - Programmable I/O ports are available on the ATA interface data pins

<p>Q DOCUMENT NUMBER</p> <p>R.C. Ayeras</p>	<p>REVISION</p> <p>Preliminary (a) 8/22/01</p>	<p>SHEET</p> <p>353 OF 571</p>
--	--	--------------------------------

M13: AV Emulation Test :

- Similar to M3 (ATA_Emulation_Test) except with the following modification :
- ATA control signal pins are re-defined to interface with ASIC 2

M14: AV PC Debug :

- Similar to M4 (ATA_PC_Debug) except with the following modifications :
- Programmable I/O ports are NOT available
- Core Program Count [18:1] are visible on ATA HD, IORN, and DASP lines

M15: AV CORE IF TEST :

- CORE/UDL Test Vector generation mode
- AV FW_Profiling Test Vector generation mode

M16: AV Emulation 33 :

- Similar to M11 (AV_Emulation) except that the “EMULCLK” is set to 6.6MHz (33MHz uP clock) at POR, and it can be switched to other frequencies by FW.

M17: AV Emulation 50:

- Similar to M11 (AV_Emulation) except that “EMULCLK” is set to 10MHz (50MHz uP clock) at POR, and it can be switched to other frequencies (6.6, 8, or 13.3MHz) by FW.

M18: AV Emulation 40:

- Similar to M11 (AV_Emulation) except that “EMULCLK” is set to 8MHz (40MHz uP clock) at POR, and it can be switched to other frequencies (6.6, 10, or 13.3MHz) by FW.

M19: ATA CORE IF PROFILE TEST: New for V2

- For test vector generation only (M9 is the functional mode)
- Core boot up from external SDRAM similar to M5, ATA_CORE_IF_TEST
- MAD bus, uP control signals, and A21_AVSEL are same as defined in M9.

M20: ATA/AV CORE TEST

- Reserved for vendor Core test.

M21: ATA/AV CORE BIST

- Reserved for Lucent Core memory test.

M22: ATA/AV DC TEST

- Reserved for NEC manufacturing test.

M23: ATA/AV Lucent APLL1 TEST

- Reserved for APLL1 (100MHz and 200MHz) test.
- Inputs to the APLL1 macro can be controlled from the chip pins.
- Output of the APLL1 macro can be observed at the chip pin.

M24: ATA/AV Lucent APLL2 TEST

- Reserved for APLL2 (66.6MHz and 133MHz) test.
- Inputs to the APLL2 macro can be controlled from the chip pins.
- Outputs of the APLL2 macro can be observed at the chip pins.

M25: ATA/AV NEC APLL1 TEST

- Reserved for NEC APLL1 test.

M26: ATA/AV NEC APLL2 TEST

- Reserved for NEC APLL2 test.

<p>Q DOCUMENT NUMBER</p> <p>R.C. Ayeras</p>	<p>REVISION</p> <p>Preliminary (a) 8/22/01</p>	<p>SHEET</p> <p>354 OF 571</p>
--	--	--------------------------------

5.4 PROGRAMMABLE IO PORT ASSIGNMENTS AND PULL-UP REQUIREMENTS

Table 5-2: ASIC Programmable Port Assignments: ATA

Pin Number	Pin Description	Assignment	Pull-Up Resistor
104	MAD0/Port 1.0	MTR_ID	Y
105	MAD1/Port 1.1	HTEMP	Y
106	MAD2/Port 1.2	GMR_SELECT	Y
107	MAD3/Port 1.3	LEDON	Y
108	MAD4/Port 1.4	SMODE	N
109	MAD5/Port 1.5	DWENA	Y
110	MAD6/Port 1.6	SKCOMP	Y
111	MAD7/Port 1.7 Port 2.1 IN	RETRACT Internally Tied High	N
120	MAD15/Port 2.2	PWR_FLT_INT	Y
119	MAD14/Port 2.4	PARK_IDE	Y
5	HRESINT/Port 2.5	CABLE_SELECT_IDE	Y
114	MAD9/Port 2.6	DS_IDE	Y
115	MAD10/Port 2.7	CS_IDE	Y
116	MAD11/Port 3.5	VPCNTL	N
117	MAD12/Port 3.6	FLASH_CS	Y
118	MAD13/Port 3.7	SCOPETRIG	Y

Table 5-3: ASIC Programmable Port Assignments: AV

Pin Number	Pin Description	Assignment	Pull-Up Resistor
25	HD0/Port 1.0	MTR_ID	Y
22	HD1/Port 1.1	HTEMP	Y
20	HD2/Port 1.2	GMR_SELECT	Y
43	DASP/Port 1.3	LEDON	Y
37	PDIAG/Port 1.4	SMODE	N
11	HD5/Port 1.5	DWENA	Y
9	HD6/Port 1.6	SKCOMP	Y
8	HD8/Port 1.7	RETRACT	N
16	HD11/Port 2.2	PWR_FLT_INT	Y
19	HD12/Port 2.4	NC (No Connect)	Y
7	HD7/Port 3.5	VPCNTL	N
10	HD9/Port 3.6	FLASH_CS	Y
13	HD10/Port 3.7	SCOPETRIG	Y

Volume 2 Section 7 INTERNAL/EXTERNAL TIMING SPECIFICATIONS and FLOW DIAGRAMS

7.1 MICROPROCESSOR INTERFACE TIMING


For information, see the NEC Microprocessor Interface Timing Specification.

7.2 BUFFER INTERFACE TIMING

This section provides detailed information of the electrical characteristics and the timing of the buffers.

7.2.1 Electrical Characteristics and Recommended AC Operating Conditions

The following diagrams show the behavior of buffer interface signals during read and write sessions to DRAM type buffers.



F. Haq 2/23/95

Figure 7-1: DRAM Read Timing

Q DOCUMENT NUMBER R.C. Ayeras	REVISION Preliminary (a) 8/22/01	SHEET 508 OF 571
---	--	----------------------------




Figure 7-2: DRAM Write Cycle Timing




Figure 7-3: Refresh Timing

Q	DOCUMENT NUMBER	REVISION	SHEET
	R.C. Ayeras	Preliminary (a) 8/22/01	509 OF 571

7.2.2 Buffer Delay Margins

Table 7-1 summarizes the delay margins between the ASIC design and the NEC DRAM specifications, as published in the 1995 NEC DRAM Data Book.

Table 7-1: 60 nSec. EDO DRAM Delay Margins

BUFFER AC PARAMETERS	Ivory DELAY VALUES				
	DESIGN		SPEC.	MARGIN	
	Min.	Max.		Min.	Max.
BUFFER READ CYCLE					
tRC (RAS cycle)	120	120	104	16	16
tRP (RAS pulse width)	45	45	40	5	5
tRAS (Width of RAS)	75	75	60	15	15
tCAS (Width of CAS)	11	19	10	1	9
tRCD (from neg edge RAS to neg edge CAS)	45	45	14	31	31
tRSH (from neg edge CAS to pos edge RAS)	30	30	10	20	20
tCSH (from neg edge RAS to pos edge CAS)	60	60	40	20	20
tCRP (from pos edge CAS to neg edge RAS)	60	60	5	55	55
tASR (addr setup time for neg edge RAS)	45	45	0	45	45
tRAH (addr hold time for neg edge RAS)	30	30	10	20	20
tASC (addr setup time for neg edge CAS)	15	15	0	15	15
tCAH (addr hold time for neg edge CAS)	11	19	10	1	9
tRAD (from neg edge RAS to valid col addr)	30	30	12	18	18
tRAL (from valid col addr to pos edge RAS)	45	45	30	15	15
tCP (CAS pulse width in page mode)	11	19	10	1	9
tPC (CAS cycle in page mode)	30	30	25	5	5
BUFFER WRITE CYCLE					
tRC (RAS cycle)	120	120	104	16	16
tRP (RAS pulse width)	45	45	40	5	5
tRAS (Width of RAS)	75	75	60	15	15
tCAS (Width of CAS)	11	19	10	1	9
tRCD (from neg edge RAS to neg edge CAS)	45	45	14	31	31
tRSH (from neg edge CAS to pos edge RAS)	30	30	10	20	20
tCSH (from neg edge RAS to pos edge CAS)	60	60	40	20	20
tCRP (from pos edge CAS to neg edge RAS)	60	60	5	55	55
tASR (addr setup time for neg edge RAS)	45	45	0	45	45
tRAH (addr hold time for neg edge RAS)	30	30	10	20	20
tASC (addr setup time for neg edge CAS)	15	15	0	15	15
tCAH (addr hold time for neg edge CAS)	11	19	10	1	19
tRAD (from neg edge RAS to valid col addr)	30	30	12	18	18
tRAL (from valid col addr to pos edge RAS)	45	45	30	15	15
tCP (CAS pulse width in page mode)	11	15	10	1	9
tPC (CAS cycle in page mode)	30	30	25	5	5
tDS (data setup time for neg edge CAS)	45	45	0	45	45
tDH (data hold time for neg edge CAS)	11	19	10	1	9
tWCS (from neg edge WEN to neg edge CAS)	45	45	0	45	45
tWCH (from neg edge CAS to pos edge WEN)	30	30	10	20	20

Q	DOCUMENT NUMBER	REVISION	SHEET
	R.C. Ayeras	Preliminary (a) 8/22/01	510 OF 571

Table 7-1: 60 nSec. EDO DRAM Delay Margins (Continued)

BUFFER AC PARAMETERS	Ivory DELAY VALUES				
	DESIGN		SPEC.	MARGIN	
	Min.	Max.		Min.	Max.
tWP (width of WEN)	75	75	10	65	65
tCWL (from neg edge WEN to pos edge CAS)	45	45	10	35	35
tRWL (from neg edge WEN to pos edge RAS)	75	75	10	65	65
tWRC (from neg edge RAS to pos edge WEN)	75	75	10	65	65
BUFFER REFRESH CYCLE					
tRC (RAS cycle)	120	120	104	16	16
tRP (RAS pulse width)	75	75	60	15	15
tCSR (from neg edge CAS to neg edge RAS)	15	15	5	10	10
tCHR (from neg edge RAS to pos edge CAS)	60	60	10	70	70
tRPC (from pos edge RAS to neg edge CAS)	75	75	5	70	70
tCP (CAS pulse width in refresh cycle)	75	75	18	57	57

7.3.1.3 Buffer Read Cycles

Figure 7-4 shows the read cycles of the BFR block with an internal clock to register read data for the DRAM protocol. Additional internal delay is provided on the BDAT input path to ensure sufficient hold time to clock in the data. It is assumed that the DRAM OEN (output enable) pin is always active.





Figure 7-4: DRAM Reads For 2 Channels

7.4 1394 TIMING DIAGRAMS

7.4.1 TRANSACTION LAYER And ASIC INTERFACE TIMING




T. Nguyen 7/30/97

Figure 7-5: Transaction Layer Writes to SDRAM (HBRSTENA = 0)

<p>Q DOCUMENT NUMBER R.C. Ayeras</p>	<p>REVISION Preliminary (a) 8/22/01</p>	<p>SHEET 512 OF 571</p>
<p> </p>		

Writes To SDRAM




T. Nguyen 7/30/97

Figure 7-6: Transaction Layer Writes to SDRAM (HBRSTENA = 1)

Q	DOCUMENT NUMBER	REVISION	SHEET
	R.C. Ayeras	Preliminary (a) 8/22/01	513 OF 571

Reads to SDRAM



T. Nguyen 7/30/97

Figure 7-7: Transaction Layer Reads To SDRAM (HBRSTENA = 0)

<p>Q DOCUMENT NUMBER R.C. Ayeras</p>	<p>REVISION Preliminary (a) 8/22/01</p>	<p>SHEET 514 OF 571</p>
<p> </p>		




Figure 7-8: Transaction Layer Reads To SDRAM (HBRSTENA = 1)

Q	DOCUMENT NUMBER	REVISION	SHEET
	R.C. Ayeras	Preliminary (a) 8/22/01	515 OF 571

Q DOCUMENT NUMBER R.C. Ayeras	REVISION Preliminary (a) 8/22/01	SHEET 516 OF 571

Q DOCUMENT NUMBER R.C. Ayeras	REVISION Preliminary (a) 8/22/01	SHEET 517 OF 571

Appendix A AV Transfer Protocol

A.1 THEORY OF OPERATION

The ownership of SDRAM bus, including clock and control signals, are transferred between ASIC 1 and ASIC 2. The hand shaking is executed through the signals hreq, hack, and cke. The following diagrams illustrate this operation:




Figure A-1: SDRAM Bus

Q DOCUMENT NUMBER	REVISION	SHEET
R.C. Ayeras	Preliminary (a) 8/22/01	538 OF 571




Figure A-2: Clock Timing

Q DOCUMENT NUMBER R.C. Ayeras	REVISION Preliminary (a) 8/22/01	SHEET 539 OF 571

Numerics

10-bit interface 488
 10-bit symbols 489
 11 276
 AT IF Bits
 SECPERCYL 165
 fmt2bfr_sectsize/ 367
 1394 Operating Mode bit (TEST Read Only) 276
 1394_ack 364
 1394_brst 364
 1394_dir 364
 1394_en 364
 1394_req 364
 Auto Write Rollover Bits 48
 BFR Bits
 Lobound_addr/ 62
 Auto Write Reload Address 49
 Auto Write Rollover Address 48
 AT IF Bits
 ardlba 161
 BFR Bits
 Formatter Rollover Address 53
 AT IF Bits
 BCHDEVCTL_ALTSTAT 175
 wt_value 68
 5-bit mode servo burst demodulation 490
 6burst global err ena bit (DSS) 218
 ECC Bits
 RLBA2 119
 BFIR Bits
 Lobound_addr/ 61
 BFR Bits
 Host Address 46
 ECC Bits
 EHIST 121
 BFR Bits
 CPUS Next Read Address 67
 (AT IF) Bits
 wdxfrntr 154
 BFR Bits
 Prefetch Next Address 70
 8-bit mode for backward compatibility 488
 DSS Bits
 sinvalx 248

A
 Aborted Command bit (AT IF) 149
 Aborted Command bit (ATIF) 171
 Aborted Command Mask bit (AT IF) 151
 abortnow bit (FMTR) 89
 abortxfr bit (FMTR) 89, 95
 Accelerate/Once Around Mode bit (MTR) 253
 Accumulated Error Number History Register (ECC) 121
 accumulated error reset bit (ECC) 118
 Accumulated Sector In Error Counter Register (ECC) 120
 Accumulated Uncorrectable Sector Count Register (ECC) 121
 Add HNS CWS register 201
 Add to Current Read Sectors Register (AT IF) 144
 Add to Current Write Sectors Register (AT IF) 143
 Add To Loop Count At Pointer Value Register (TA) 108
 Add to Loop Counter register (TA) 107
 ADDCRS bits (AT IF) 144
 ADDCWS[7:0] (AT IF) 143
 addcwspend bit (HNS) 201
 addcwval bits (HNS) 201
 addlup_ptr bit (TA) 107
 addlupfail_ptr bit (TA) 107
 addlupfaile_ptr bit (TA) 107
 addr_sel[2:0] 364
 addv[13:0]
 369
 ADRGEN Control Register (BFR) 61
 Agent Request bits (BFR) 59
 agent_seq bit (BFR) 58
 All Done bit (ECC) 124
 All Error Number bits (ECC) 121
 All Errors in ECC bit (ECC) 122
 Allocate mode bit (HNS) 200
 allocvldoena bit (HNS) 190
 alloreuse bit (HNS) 200
 Always Preload Buffer Pointer bit (ATIF) 173
 AM Search Delay Register (FMTR) 83
 AM Timeout Register (FMTR) 82
 AM678SEL bits (DSS) 233
 amtimeout bit (FMTR) 92, 95
 AMTOL bits (DSS) 233
 Any Error bit (ECC) 122
 anyerrorint bit (FMTR) 94
 APLL1 Bypass bit (Clock/APLL) 284
 APLL1 Power Down bit (Clock/APLL) 284, 286
 APLL1 Reset bit (Clock/APLL) 284
 APLL1 VCO Frequency Range bit 285
 APLL1 VCO Frequency Range Select bits (Clock/APLL) 286
 appll1sel66 bit (CLK/APLL) 283
 APLL2 Bypass bit (Clock/APLL) 284
 APLL2 Power Down bit (Clock/APLL) 284, 286
 APLL2 Reset bit (Clock/APLL) 284
 APLL2 VCO Frequency Range bit 285
 APLL2 VCO Frequency Range Select bits (Clock/APLL) 286
 Arbiter Control Registers (BFR) 58
 Arbiter Status Low Register (BFR) 59
 Arbiter Status Registers (BFR) 59
 Arm Auto Read bit (AT IF) 146
 ASIC Reset Register (CLK/APLL) 283
 async_ref_req bit (BFR) 76
 AT Hardware Reset bit (ATIF) 170
 AT Hardware Reset Last bit (ATIF) 170
 AT I/O Cell Power Down Enable Low Register (Test/Debug) 277
 AT IF Bit
 Force DMARQ 180
 AT IF Bits
 Aborted Command 149, 170
 Aborted Command Mask 151
 addcrs[7:0] 144
 addcws[7:0] 143
 Always Preload Buffer Ptr 173
 ardlba[15:8] 161
 ardlba[27:0] 161
 ardlba[27:24] 161
 ARIRQ Enable 145
 Arm Autoread 145
 ashdw_lbamode 163
 ashdwcmd[7:0] 164
 ashdwcylinder[15:0] 164
 ashdwcylinder[15:8] 164
 ashdwhead[3:0] 163
 ashdwseccnt[7:0] 164
 ashdwseccnt[7:0] 163
 AT Hrdwr Reset 170
 AT Sftwr Reset 170
 ATHR Last 170
 ATSR Last 170
 AUTO 148

Q DOCUMENT NUMBER	REVISION	SHEET
R.C. Ayeras	Preliminary (a) 8/22/01	544 OF 571

Auto Arm Autoread 145
Auto Read Miss 144
Auto Read Needs Service 149
Auto Read Started 149
Auto Write Needs Service 149
Auto Write Started 149
AutoRead Enable 146
AutoRead Enable (read only) 145
AutoRead Needs Service 151
AutoRead Srvcd (read only) 144
AutoRead Started Mask 151
AutoWrite Needs Service 151
AutoWrite Srvcd (read only) 144
AutoWrite Started Mask 151
AWIRQ Enable 145
BCH Enable 178
BCH Enable DMARQ 178
BCH Error 150
BCHCMD_STAT[1:0] 177
BCHCMD_STAT[3:2] 177
BCHCYLHI[1:0] 177
BCHCYLHI[3:2] 177
BCHCYLLO[1:0] 176
BCHCYLLO[3:2] 176
BCHDEVCTL_ALTSTAT[1:0] 175
BCHDRVHD[1:0] 177
BCHDRVHD[3:2] 177
BCHFEATR_ERR[1:0] 175
BCHFEATR_ERR[3:2] 175
BCHSECCNT[1:0] 176
BCHSECCNT[3:2] 176
BCHSECNUM[1:0] 176
BCHSECNUM[3:2] 176
bfr2hst_fifo_words[7:0] 154
bfrdone 154
blkcnt[7:0] 156
Blksize > CWS Mask 151
Blocksize Greater than CWS 150
Buffer Disable 180
Buffer Ptr Preload Enable 173
Busy 168
Clear Busy 169
Clear DRQ 169
Clear IRQ14 169
clrfifoerr[7:0] 155
Command Queue 148
Command Queue Full Mask 152
Corrected 168
CRC Enable 157
CRC Error 150
CRC Error Mask 152
crcvalue[15:0] 174
CRS Decrement Error 144
CRS Invalid (read only) 163
CRS Overflow Error 144
CRS[14:8] 143
CRS[7:0] 143
crsgesc (read only) 163
CWS [7:0] 142
CWS Decrement Error 144
CWS Invalid (read only) 163
CWS Overflow Error 144
CWS[14:8] 142
cwsgetc (read only) 163
dackn 179
dackn assert 179

dackn assert mask 179
dackn de-assert 179
dackn de-assert mask 179
DASP In 172
DASP Out 172
Data ECC 170
Data Mark 170
DD_PUEN 173
DD7_PUEN 173
Decrement Queue Counter 159
DEV 162
Device DMA Enable 170
Diag Enable 147
DIB Compare Enable 159
DIB Enable 159
DIB Error Mask 151
DIB LBA Error 150
DIB MemFail Error 150
DIB Memfail Error Mask 151
DIB Reset 159
diblbaerr_lba[15:0] 160
diblbaerr_lba[15:8] 160
dibmferr_lba[15:0] 160
dibmferr_lba[15:8] 160
disable abort 157
Disable AutoCHS Command 145
Disable CHS Increment 148
DMA 148
DMACKn Test 180
DMACONFIG [1:0] 171
dmareqo 179
DMARQ Output Enable 148
DMARQ Test 180
dmargena 179
Dont Deccrs 173
Dont UPD ARCHS 173
Drive ID 170, 172
Drive Ready 168
DRQ 168
emptyctl[2:0] 154
Enable DMA Delay 145
End of Command Mask 151
EOC 150
EOC Needs Service 150, 151
Error 168
Exclude DevCtl BCH 178
Exclude Reserved Bits 178
FIFO Empty 154
FIFO Empty + 1 154
FIFO Error 150
FIFO Full 154
FIFO Full - 1 154
FIFO Overrun Error 154
FIFO Underrun Error 154
fifordyctl[2:0] 155
firmware DMARQ 180
Firmware IORDY 180
Force IODRY 180
Format Enable 147
fullctl[2:0] 154
GFHRSTN 173
GFIORN ENA 173
GFIOWN ENA 173
headroll[3:0] 165
HNS Interrupt Mask 152
HNS Mark Mask 152
Host Reserved Bits 178

Q	DOCUMENT NUMBER	REVISION	SHEET
	R.C. Ayeras	Preliminary (a) 8/22/01	545 OF 571

HSTCMD [7:0] 169
hstcylinder [7:0] 162
hstcylinder[15:8] 162
HSTFEATR[7:0] 170
hsthead[3:0] 162
hstseccnt [8] 163
hstseccnt[8:0] 162
hstsecnum[7:0] 161
ID Not Found 170
Inc CHS 169
Increment Queue Counter 159
Index 168
Interrupt Delay Done 150
Interrupt Delay Done Msk 151
INTRQ Disable 170
intseccnt[7:0] 168
IOCONCLP 173
IRDY Address Only 171
IRDY Inhibit 171
IRDY Timeout Inhibit 171
IPE Bad Block 170
irqdlycntr[7:0] 159
LAST 148
LBA [15:8] 166
LBA [23:16] 166
LBA [27:0] 165
LBA [27:24] 166
LBA Mode 162
Load AUTORD LBA 169
logeccnt[5:0] 153
Logical LONG 148
Loop Interrupt 150
Loop Interrupt Enable 148
Loop Interrupt Mask 151
MAXCHSLBA[15:8] 167
MAXCHSLBA[23:16] 167
MAXCHSLBA[27:0] 167
MAXCHSLBA[27:24] 167
MAXLBA[15:8] 166
MAXLBA[23:16] 166
MAXLBA[27:0] 166
MAXLBA3 Maximum LBA 3 166
MULTIPLE 148
New Command 149
New Command Mask 151
Over Max LBA 150
Over Max LBA Mask 151
PDIAG In 172
PDIAG Out 172
phyeccnt[6:0] 153
Physical LONG 148
POR Last 170
Power Down Enable 174
Pseudo Slave Mode 171
rdirqly[7:0] 158
Read DMA Enable 147
Read Multiple Enable 147
Read Sectors Enable 147
Read XFR Done 149
Read XFR Done Mask 151
Reset Interrupt 174
Reset Interrupt Mask 174
sdma 3.5 157
sdmamode[2:0] 157
sdmaxfr 157
SECCNT > CRS (read only) 144

SECCNT > CWS (read only) 144
seclstena 148
SECPERCYL [11:0] 165
SECPERTRK [7:0] 165
secroll[7:0] 164
sectsize[8:0] 152
sectsize[8] 152
Seek Complete 168
Set Busy 169
Set DRQ 169
Set IRQ14 169
shdwcws[11:8] 145
shdwcws[7:0] 145
Slavebsyn 172
Sleep Mode 174
smctl[4:0] 156
smstop[4:0] 156
smv[7:0] 156
Spare Logic Input (clk) 180
Spare Logic Input (gclk) 180
Status Read by Host 149
Status Read by Host Mask 151
Stop Enable 156
test deccrs 180
test deccws 180
Test FIFO Words 181
Test Interrupt (Wr Only) 181
testdataxfr 180
Track 0 170
TriDASP 173
trptime[4:0] 158
Ultra Force DMARQ 180
Ultra Force IORDY 180
uP Pause 157
uP Stop at Zero CS 157
uP Stop Now 157
wdxfrcntr[8:0] 153
wrirqly[7:0] 159
Write Buffer Enable 147
Write DMA Enable 147
Write Fault 168
Write Long Enable 147
Write Multiple Enable 147
Write Sectors Enable 147
Write Verify Enable 147
WRRDN 148
XFER Active (read only) 142, 143
XFR Active (read only) 163
AT Interface Configuration Register 171
AT Interface see AT IF
AT Soft Reset Last bit (ATIF) 170
AT Software Reset bit (ATIF) 170
ATA Clock Register (CLK/APLL) 281
ATA Clock Select bits (CLK/APLL) 282
ATA_Emulation 352
ATA_Emulation_Test 353
ATA_PC_Debug 353
ATA_Standalone 352
ATA_Standalone_Debug 353
ATANMINT_AVCLOCK pin signal 340
ATIF Bits
 MAXLBA[27:24] 167
Atlas Core Processor Clock Register 279
Auto Allocate bit (HNS) 186
Auto Arm Auto Read bit (AT IF) 146
AUTO bit (AT IF) 148
Auto Control Register (AT IF) 145

Q DOCUMENT NUMBER	REVISION	SHEET
R.C. Ayeras	Preliminary (a) 8/22/01	546 OF 571

Auto Enable Register (HNS) 186
 Auto incremented uP Address bit (DSS) 230
 Auto Mark bit (HNS) 186
 auto page change bit (BFR) 57
 Auto Partial Transfer bit (HNS) 186
 Auto Read Address Register 47
 Auto Read Address Register - High Byte Register (BFR) 47
 Auto Read Address Register - Page Register (BFR) 48
 Auto Read Enable bit (AT IF) 147
 Auto Read Enable bit (ATIF Read Only) 146
 Auto Read Enable Register (AT IF) 146
 Auto Read IRQ14 Enable bit (AT IF) 146
 Auto Read LBA1-4 Registers (AT IF) 161
 Auto Read LBA2 Register (AT IF) 161
 Auto Read LBA3 Register (AT IF) 161
 Auto Read LBA4 Register (AT IF) 161
 Auto Read Miss bit (AT IF) 144
 Auto Read Needs Service bit (AT IF) 149
 Auto Read Needs Service Mask bit (AT IF) 151
 Auto Read Serviced bit (AT IF) 145
 Auto Read Started bit (AT IF) 149
 Auto Read Started Mask bit (AT IF) 151
 Auto Read Transfer (Full Hit) bit (HNS) 186
 Auto Reuse Buffer bit (HNS) 186
 Auto Reuse LBA bit (HNS) 186
 Auto Scan bit (HNS) 186
 Auto Shadow Command bits (ATIF) 164
 Auto Shadow Command Register (AT IF) 164
 Auto Shadow Cylinder High Register (AT IF) 164
 Auto Shadow Cylinder Low Register (AT IF) 164
 Auto Shadow Cylinder Number [15:0] bits (AT IF) 164
 Auto Shadow Cylinder Number [15:8] bits (AT IF) 164
 Auto Shadow Head Number bits (AT IF) 164
 Auto Shadow Head Number Register (AT IF) 163
 Auto Shadow LBA Mode bit (AT IF) 163
 Auto Shadow Sector Count bits (ATIF) 164
 Auto Shadow Sector Count Register (AT IF) 164
 Auto Shadow Sector Number bits (AT IF) 163
 Auto Shadow Sector Number Register (AT IF) 163
 Auto Trim bit (HNS) 186
 Auto Write Address Register - High Byte (BFR) 48
 Auto Write Address Register - Page (BFR) 48
 Auto Write Address Register (BFR) 48
 Auto Write IRQ14 Enable bit (AT IF) 145
 Auto Write Needs Service bit (AT IF) 149
 Auto Write Needs Service Mask bit (AT IF) 151
 Auto Write Register [23:0] (BFR) 48
 Auto Write Reload Register (BFR) 49
 Auto Write Reload Register [15:8] Bits (BFR) 49
 Auto Write Reload Register [23:16] Bits (BFR) 49
 Auto Write Reload Register Page (BFR) 49
 Auto Write Rollover Address Register (BFR) 48
 Auto Write Rollover Page Register (BFR) 49
 Auto Write Rollover Register [15:8] bits (BFR) 48
 Auto Write Rollover Register [23:16] Bits (BFR) 49
 Auto Write Serviced 174
 Auto Write Serviced bit (AT IF) 144
 Auto Write Started bit (AT IF) 149
 Auto Write Started Mask bit (AT IF) 151
 auto_pg_chg bit (BFR) 58
 autord update bits (BFR) 50
 autowrupdate bit (BFR) 50
 AV Read Wait Count Register (UPI Offset 7) 292
 AV RESET bit (UPI) 293
 AV Write Wait Count Register (UPI Offset 6) 291
 AV-ASIC 340

AVINT bit (UPI) 293
 AVPASIC 340
 Awconflict bit (HNS) 189

B

BCH Command-Status Register (AT IF) 177
 BCH Control Register (AT IF) 178
 BCH Cylinder High Register (AT IF) 177
 BCH Cylinder Low Register (AT IF) 176
 BCH Device Control/Alternate Status Register (AT IF) 175
 BCH Drive Head Register (AT IF) 177
 BCH Enable (AT IF) 178
 BCH Enable DMARQ (AT IF) 178
 BCH Error bit (AT IF) 150
 BCH Feature/Error Register (AT IF) 175
 BCH Sector Count Register (AT IF) 176
 BCH_ERR_STATUS[0] bit (AT IF) 178
 BCH_ERR_STATUS[1] bit (AT IF) 178
 BCH_ERR_STATUS[2] bit (AT IF) 178
 BCH_ERR_STATUS[3] bit (AT IF) 178
 BCH_ERR_STATUS[4] bit (AT IF) 178
 BCH_ERR_STATUS[5] bit (AT IF) 178
 BCH_ERR_STATUS[6] bit (AT IF) 178
 BCH_ERR_STATUS[7] bit (AT IF) 178
 BCHCMD_STAT[1:0] bits (AT IF) 177
 BCHCMD_STAT[3:2] bits (AT IF) 177
 BCHCYLHI[1:0] bits (AT IF) 177
 BCHCYLHI[3:2] bits (AT IF) 177
 BCHCYLLO[1:0] bits (AT IF) 176
 BCHCYLLO[3:2] bits (AT IF) 176
 BCHDEVCTL_ALTSTAT[1:0] bits (AT IF) 175
 BCHDEVCTL_ALTSTAT[3:2] bits (AT IF) 175
 BCHDRVHD[1:0] bits (AT IF) 177
 BCHDRVHD[3:2] bits (AT IF) 177
 BCHFEATR_ERR[1:0] bits (AT IF) 175
 BCHFEATR_ERR[3:2] bits (AT IF) 175
 BCHSECCNT[1:0] bits (AT IF) 176
 BCHSECCNT[3:2] bits (AT IF) 176
 BCHSECNUM[1:0] bits (AT IF) 176
 BCHSECNUM[3:2] bits (AT IF) 176
 bclk off bit (BFR) 62
 bcqentry/awptr bits (HNS) 190
 bcqflags[2:0] (HNS) 191
 BCV 405
 BCV AM Control Register 233
 BCV AM Error bit (DSS) 232
 BCV AM Pattern Register 232
 BCV Bad bit (DSS) 232
 BCV bit (FMTR) 90
 BCV Control 1 Register (DSS) 233
 BCV Control 2 Register 234
 BCV Correction Off bit (DSS) 233
 BCV dat err bit (DSS) 232
 BCV data and quality 490
 BCV Data bit (DSS) 226
 BCV disable 2-bit pad bit (DSS) 219
 BCV ECC [4:0] (DSS) 234
 BCV enable bit 233
 BCV Error bit (DSS) 234
 BCV field 407
 BCV Not Ready bit (DSS) 234
 BCV Status For Synchronous Servo register 232
 BCV Timeout bit (DSS) 226
 BCV time-out bit (DSS) 232
 BCV567 Select bits (DSS) 233
 BCVDATA[6:0] (DSS) 233
 Beavis/uP Interface Timing 311, 519

Q DOCUMENT NUMBER	REVISION	SHEET
R.C. Ayeras	Preliminary (a) 8/22/01	547 OF 571

Beavis/Buffer Host Read Timing 310, 518
 Beavis/Buffer Host Write Timing 310, 518
 BEMF Window Threshold [5:0] 255
 BEMF Window Threshold Register (MTR) 255
 BFR Bits
adr_decode 62
agent_seq 58
arb_decode 62
async_ref_req 76
auto_page_change 57
Auto Read Address [15:8] 47
Auto Read Address [23:16] 48
Auto Read Address [7:0] 47
Auto Write Address [15:8] 48
Auto Write Address [23:16] 48
Auto Write Address Register[23:0] 48
Auto Write Reload Address [23:16] 49
Auto Write Rollover Address [23:16] 49
auto_pg_chg 58
autord update 50
autowr update 50
bclk_off 62
bfr overrun 70
bfr_oerr 50, 54
bfr_uerr 50, 54
Burst_length 61
C_spare[3:0] 67
cas latency 56
chg_req_hi 73
chnge_reg_med 73
Code Range End Address[24:13] 69
Code Range End Address[24:21] 69
Code Range Start Address [24:17] 68
Code Range Start Address[16:9] 68
CPUB Next Address [24:1] 69
CPUB Next Address [24:17] 69
CPUB Next Address [8:1] 69
cpub underrun 70
cpub_decode 63
cpuback 59
cpubreq 59, 70
cpubrst critical threshold[4:0] 71
cpubrst high threshold [4:0] 71
cpubrst high threshold[2:0] 71
cpubrst medium threshold[4:0] 71
CPUS Next Rd Addr [24] 67
CPUS Next Read Address [15:8] 67
CPUS Next Read Address [23:1] (BFR) 67
CPUS Write Addr 2 [24] 67
CPUS Write Address 1 [15:8] 66
CPUS Write Address 1 [22:1] 66
CPUS Write Address 2 [15:8] 66
CPUS Write Address 2 [22:1] 66
CPUS Write Address 2 [23:16] 66
cpus_decode 63
cpusack 59
cpusreq 59, 68
critical threshold[4:0] 53
crt_req_lv[2:0] 51
crt_req_lv[4:0] 51
curr_acc_length[0] 57
curr_acc_lenth [2:1] 57
curr_agent_num 59
curr_agnt_num 57
Current Agent Address [15:8] 60
Current Agent Address [21:0] 60

Current Agent Address [21:16] 60
Current Agent Number[2:0] 60
current sequential 57
Current[5:0] 51
current_access_type 57
data_decode 62
Data_errs 72
data_req 54
dcacherw 56
debug_int_clr 61
def_cli_req 75
defadr[16:1] 73
defadr[24:17] 74
defect enable 75
defrldhi [16:9] 74
defrldpg[22:9] 74
dfq_decode 63
dfqreq 59
DIB_errs 72
dram_decode 62
dram_state machine state bits [15:9] 57
dram_state machine state bits[7:0] 57
dram_state machine state[18:0] 57
drdtp 56
dwrtp 56
ecc_decode 63
ecc_enable 72
ecc_sel_ack 72
eccack 59
ECCAGNTSM[5:0] 71
ECCCoradr [15:0] 72
ECCCoradr [15:8] 72
eccreq 59, 72
exceed_limit 92
FIFO empty 70
FIFO full 70
FIFO reset 55
fifo_empty 50, 54
Fifo_flush 71
fifo_full 50, 54
fntack 59
fntg_cli_req 75
fntqentry[5:0] 75
Fmtr_Q Enable 75
fmtr_decode 62
fmtr_oerr 54
fmtr_uerr 54
fmtragterrclr 55
fmtrqbasehi [16:9] 74
fmtrqbasepg [24:9] 74
fmtrreq 59
Formatter Address [16:9] 52
Formatter Address [24:1] 52
Formatter Address [24:17] 52
Formatter Address [8:1] 52
Formatter DIB page[12:0] 54
Formatter DIB page[7:0] 54
Formatter Enable 55
Formatter Reload Address [24:17] 53
Formatter Reload Address [24:9] 53
Formatter Rollover Address[24:9] 53
Formatter Transfer Count [11:0] 54
Formatter Transfer Count [11:8] 54
fq_dfack 59
gate_svoirt 68
Hibound_addr[15:8] 62
high threshold[2:0] 53

Q DOCUMENT NUMBER	REVISION	SHEET
R.C. Ayeras	Preliminary (a) 8/22/01	548 OF 571

high threshold[4:0] 53
high_req_lev[4:0] 51
hldoff_t_ldval[7:0] 55
Host Address [23:16] 46
Host Address Register [23:0] 46
Host Enable 50
Host Reload Address [23:16] 47
Host Reload Register [15:8] 47
Host Rollover Address[22:8] 46
Host Rollover Register [22:16] 47
Host Transfer Count Register [8:0] 49
hst_decode 62
hst_oerr 50
hst_rst 50
hst_uerr 50
hstack 59
hstreq 50, 59
init_req 56
Lobound_addr[7:0] 62
med_req_lev[4:0] 51
medium threshold[4:0] 53
nt_cntchg 68
o_bspare[3:0] 63
Pending Refresh Count [6:0] 76
pg_chng 58
Prefetch Enable 71
Prefetch Next Address [24:17] 70
Prefetch Next Address [8:1] 70
Prefetch Next Address[24:1] 70
ref_decode 63
refreq 59
Refresh Count [7:0] 75
Refresh Enable 76
Refresh Now 76
reqout 59
rfack 59
sdram_type 61
sector_req 54
sel_agent 58
selfscan_mode 61
sft_rst 62
Spare [3:0] 51
start_ack 55
start_req 55
TA Enable 64
TA FIFOempty 64
TA FIFOfull 64
TA Overrun 64
TA Sector Size 64
TA Underrun 64
ta_crt_req_lev[4:0] 64
TA_CURR_PTR[15:0] (BFR) 65
TA_CURR_PTR[23:16] (BFR) 25
ta_decode 62
ta_fftst 64
TA_FIFO_Clr 64
TA_fifo_errclr 64
ta_hi_req_lev[2:0] 63
ta_hi_req_lev[4:3] 64
ta_med_req_lev[4:0] 63
ta_sce_unlrm 64
taack 59
tareq 59, 64
Thermal Asperity Base Address [15:8] 63
Thermal Asperity Base Address [23:16] 63
Thermal Asperity Base Address[23:0] 63

Thermal Asperity Request Count 64
tras 56
trc 56
trcd 56
trp 56
upif_decode 62
wt_value[4:0] 68
xfr_lnth 58
xfr_typ 58
bfr overrun bit (BFR) 70
BFR To Host FIFO Words Register (AT IF) 154
bfr_oerr bit (BFR) 50, 55
bfr_uerr bit (BFR) 50, 54
bfr2csn_awptr[19:0] 369
bfr2def_ack 368
bfr2def_fq_data
 [15:0] 369
bfr2def_fq_data[15:0] 368
bfr2ecc_ack 366
bfr2ecc_data 366
bfr2ecc_done 366
bfr2ecc_req 366
bfr2ecc_staddr 366
bfr2fmtr_data[15:0] 367
bfr2fmtr_oerr 367
bfr2fmtr_oerr bit (FMTR) 95
bfr2fmtr_sect_ack 367
bfr2fmtr_uerr 367
bfr2fq_ack 369
bfr2hnbs_ensect 369
bfr2hns_ld_sectstr 369
bfr2hst_fifo_words[6:0] 364
bfr2hst_oerr 364
bfr2hst_uerr 364
bfr2ta_uerr bit (FMTR) 95
bfr2upi_dram_data [15:0] 362
bfr2upi_waitclr 362
bfrclk 366
 BFR block 330
 ECC block 334
 FMTR block 328
bfrclk1f
 BFR block 331
bfrdone 506
bfrfault bit (ECC) 119
bfrstop No synopen bit (ECC) 115
bifr2TA_oerr 369
bi-phase method of data coding 406
bits (BFR) 68
BLKCNT[7:0] bits (ATIF) 156
Block Count Register (AT IF) 156
Blocksize Greater Than CWS bit (AT IF) 150
Blocksize Greater than CWS Mask bit (AT IF) 151
BRSTARDYN bit (DSS) 235
BRSTBRDYN bit (DSS) 236
BRSTCAL 416
BRSTCRDYN bit (DSS) 236, 238
BRSTDRDYN bit (DSS) 237, 245
BRSTERDYN bit (DSS) 246
BRSTFRDYN bit (DSS) 239, 247
brstreq 362
brstshft bit (DSS) 235
BRSTXARDYN bit (DSS) 243
BRSTXBRDYN bit (DSS) 244
BRSTXCRDYN bit (DSS) 245
btr2hst_data[15:0] 364
btr2hst_sect_ack 364

Q DOCUMENT NUMBER	REVISION	SHEET
R.C. Ayeras	Preliminary (a) 8/22/01	549 OF 571

Buffer Clock Delay Control 288
 Buffer Clock Register (CLK/APLL) 280
 Buffer Clock Select bits (CLK/APLL) 281
 Buffer Correction disabled bit (ECC) 115
 Buffer Delay Margins 302, 510
 Buffer Disable bit (ATIF) 181
 Buffer Done bit (AT IF) 155
 Buffer mark mode bit (HNS) 201
 Buffer Pointer Shadow Register (HNS) 197
 Buffer Read Cycles 303, 511
 Buffer Read Pointer Preload Enable bit (ATIF) 173
 buffer reuse bit (HNS) 200
 Buffer Size Offset Register (HNS) 192
 Buffer Test 1 Register (BFR) 62
 Buffer Test 2 Register (BFR) 63
 Buffer Test 3 Register (BFR) 63
 bufmark2x bit (HNS) 200
 Burst A register (DSS Read Only) 243
 Burst A register (DSS) 235
 Burst B register (DSS Read Only) 244
 Burst B register (DSS) 236
 Burst C register (DSS Read Only) 244
 Burst C register (DSS) 236, 238
 Burst Control Register (SVO) 235
 Burst D register (DSS Read Only) 245
 Burst D register (DSS) 237
 Burst E Register (DSS Read Only) 246
 Burst F register (DSS) 238
 Burst F Register (DSS Read Only) 246
 burst Length bits (BFR) 61
 Burst Reader State machine 415
 burst_wait_clk_inv bit (UPI) 290
 BURSTAH1 bits (DSS) 235
 BURSTBHI bits (DSS) 236
 BURSTCHI bits (DSS) 237
 BURSTDHI bits (DSS) 238
 BURSTEH1 bits (DSS) 238
 BURSTFHI bits (DSS) 239
 BUSY bit (ATIF) 168
 byteclk 506

C

C_Spare[3:0] bits (BFR) 67
 Cache Miss bit (HNS) 188
 Cache Scan Clock Register (CLK/APLL) 283
 Cache Scan Clock Select bit (CLK/APLL) 283
 Cache Scan Enable bit (AT IF) 148
 CacheScan/Buffer Interface signal definitions 369
 Calculator Inter Sector Gap Register 81
 Calculator State machine (CALSM) 431
 Calculator Symbols Per Spoke Register (FMTR) 80
 calsm[2:0] (FMTR) 97
 calunderun bit (FMTR) 95
 Can't Allocate bit (HNS) 188
 Can't Mark bit (HNS) 189
 CAS latency[1:0] bits (BFR) 56
 checksum_err bit (FMTR) 92
 checksumena bit (FMTR) 90
 chg_req_hi bit (BFR) 73
 chg_req_md bit (BFR) 73
 Chunk sync 405
 chunksync low qual bit (DSS) 227
 Cleanup Done bit (HNS) 188
 Clear Busy bit (ATIF) 169
 Clear DRQ bit (AT IF) 169
 Clear FIFO Error Register (AT IF) 155

Clear IRQ14 bit (ATIF) 169
 Clear Shock bit (DSS) 219
 CLK Invert bit (UPI) 290
 CLK Invert Completed bit (UPI) 290
 clk66
 MOTOR block 327
 CLKOUT Driver Enable bit (TMUX) 276
 Clock/APLL Bits
 APLL password[7:0] 284
 APLL1 Bypass 284
 APLL1 Power Down 284, 286
 APLL1 Reset 284
 APLL1 VCO Frequency Range Select 286
 apll1sel66 283
 APLL2 Bypass 284
 APLL2 Power Down 284, 286
 APLL2 Reset 284
 APLL2 VCO Frequency Range Select 286
 ATA Clk sel[1:0] 281
 Cache Scan Clock Sel 283
 Core clock select 279
 ECC Clock Control 280
 ECC Clock Select[1:0] 280
 Emulator clock control 279
 Emulator clock select 279
 Emulator Clock Status 279
 External clock 1 control 280, 281
 External Clock 2 Control 282, 283
 External clock 2 control 280, 281
 External clock2 control 279
 M Value[4:0] 287
 M1 Value[4:0] 285, 287
 M2 Value[2:0] 286
 Motor Clock Control3 282
 Motor Serial Clk sel[1:0] 282
 Motor Serial Clock Control1 282
 N1 Value[2:0] 285
 N1 Value[6:0] 287
 N2 Value[2:0] 285
 N2 Value[6:0] 288
 P Value[2:0] 287
 P1 Value[2:0] 285, 287
 P2 Value[2:0] 286
 R/W Channel Clk Ctrl 283
 r1 285
 r2 285
 Reset APLL Clocks 283
 Servo Clock 1 Select[2:0] 281
 Servo Clock 2 Select [1:0] 281
 Servo Clocks Ctrl 281
 Soft Power On Reset 283
 uP Core Clock Status 279
 CLRSFATSPK bit (DSS) 218
 cmdqstopint bit (FMTR) 94
 cnt100r[3:0] (UPI) 291
 cnt100w[3:0] (UPI) 291
 cnt40r[5:0] (UPI) 290
 cnt40w[5:0] (UPI) 290
 cnt66r[3:0] (UPI) 291
 cnt66w[3:0] (UPI) 291
 Code Range End Address Register (BFR) 69
 Code Range Start Address Register (BFR) 68
 Command Control High Register (AT IF) 148
 Command Control Low Register (AT IF) 148
 Command Enable High Register (AT IF) 147
 Command Enable Low Register (AT IF) 147
 Command Queue bit (AT IF) 149

Q	DOCUMENT NUMBER	REVISION	SHEET
	R.C. Ayeras	Preliminary (a) 8/22/01	550 OF 571

Command Queue Full Mask bit (AT IF) 152
 Command Queue Stop Pointer 433
 Command Register (FMTR) 88
 Commands Done Status bit 433
 Commutation Phase register 254
 Compare Window Enable Control bit (MTR) 254
 Configuration High Register (FMTR) 90
 Configuration Register (FMTR) 89
 Configuration Register 0 (HNS) 189
 Configuration Register 1 (HNS) 189
 Continuous Test bit (MTR) 259
 Control Register UPI (Offset 0) 289
 corbsy bit (ECC) 120
 Core Clock Freq Select bits (CLK/APLL) 279
 Core Status Register (BFR) 59
 coreclk
 V850E CORE 339
 corrdoneint bit (FMTR) 94
 Corrected bit (ATIF) 169
 Corrected write data 506
 Correction DRAM_addr 506
 Corrupted read data 506
 cos signxA bit (DSS) 249
 cos signxB bit (DSS) 249
 cos signxC bit (DSS) 248
 cos signxE bit (DSS) 248
 cos signxF bit (DSS) 248
 Cos Value For Burst A register (DSS) 239
 Cos Value For Burst B register 240
 Cos Value For Burst D register 241
 Cos Value of burst' Register (DSS Read Only) 247
 Cos Value register (DSS) 242
 COSVALHI bits (DSS) 242
 Counter Prescale Register [5:0] (MTR) 255
 CountLBA bit (ECC) 116
 countLBA bit (ECC) 134
 CPU Burst Acknowledge bit (BFR) 59
 CPU Burst Control Register (BFR) 70, 71
 cpu burst critical threshold bits (BFR) 71
 cpu burst high threshold bits (BFR) 71
 cpu burst medium threshold bits (BFR) 71
 CPU Burst Next Address Register - Page (BFR) 69
 CPU Burst Next Address Register (BFR) 69
 cpu burst request bit (BFR) 70
 CPU Burst Request Level Control Register (BFR) 71
 CPU Single Acknowledge bit (BFR) 59
 CPU Single Control Register (BFR) 68
 CPU Single Next Read Address - Page High Register (BFR) 67
 CPU Single Next Read Address - Page Low Register (BFR) 67
 CPU Single Next Read Address Register [23:1] (BFR) 67
 CPU Single Next Read Address Register High (BFR) 67
 CPU Single Next Read Address Register Low (BFR) 67
 CPU Single Request bit (BFR) 68
 CPU Single Status Register (BFR) 68
 CPU Single Write Address 1 bits (BFR) 66
 CPU Single Write Address 1 Register - High Byte (BFR) 66
 CPU Single Write Address 1 Register - Page (BFR) 66
 CPU Single Write Address 1 Register (BFR) 66
 CPU Single Write Address 2 [22:1] (BFR) 67
 CPU Single Write Address 2 [23:16] bits (BFR) 67
 CPU Single Write Address 2 Register - High Byte (BFR) 66
 CPU Single Write Address 2 Register - Page High (BFR) 67
 CPU Single Write Address 2 Register - Page Low (BFR) 66
 CPU Single Write Address 2 Register (BFR) 66
 cpub underrun bit (BFR) 70
 CPUS Next Read Address [24] bit (BFR) 67
 cram entry bits (HNS) 189
 cram entry number bits (HNS) 188
 Cram Ready (RO) bit (HNS) 196
 CRC Enable bit (AT IF) 157
 CRC Error bit (AT IF) 150
 CRC Error Mask bit (AT IF) 152
 CRC Value Registers (AT IF Read Only) 174
 critical error threshold bits (ECC) 115
 critical flag reset bit (ECC) 117
 CRS Decrement Error bit (AT IF) 145
 CRS Greater than or Equal to Sector Count bit (ATIF Read Only) 163
 CRS Invalid bit (ATIF Read Only) 163
 CRS Overflow Error bit (AT IF) 145
 CRS Status Register (AT IF) 144
 CRS[14:8] (AT IF) 143
 CRS[7:0] bits (ATIF) 143
 crt_req_lev bit (BFR) 51
 csn2bfr_hstadr 369
 curr_acc_length[0] (BFR) 57
 curr_acc_lenth [2:1] (BFR) 57
 curr_agent_num bits (BFR) 59
 curr_agnt_num bits (BFR) 57
 Current Agent Address [22:0] bits (BFR) 60
 Current Agent Address Register (BFR) 60
 Current Agent Address Register High (BFR) 60
 Current Agent Address Register- Page Register (BFR) 60
 Current Agent Number [2:0] (BFR) 60
 Current Agent Number Being Serviced Register (BFR) 60
 Current LBA Low Register (HNS) 195
 Current LSA Register (FMTR, Read Only) 97
 Current Marked bit (HNS) 188
 Current Pointer Register (TA) 109
 Current Read Sectors High Register (AT IF) 143
 Current Read Sectors Low Register (AT IF) 143
 current sequential bit (BFR) 57
 Current Write Sectors Decrement Error 171, 172
 Current Write Sectors High Register (AT IF) 142
 Current Write Sectors Low Register (AT IF) 142
 Current Write Sectors Overflow 171, 173
 Current Write Sectors Status Register 145, 164, 180, 181
 Current Write Sectors Status Register (AT IF) 144
 current_access_type bits (BFR) 57
 current_pointer bit (TA) 109
 CWS bits (AT IF) 142
 CWS Decrement Error bit (AT IF) 144
 CWS Greater than or Equal to Sector Count bit (ATIF Read Only) 163
 CWS Invalid bit (ATIF Read Only) 163
 CWS Overflow Error bit (AT IF) 144
 CWS[11:8] AT IF 143
D
 dackn assert bit (AT IF) 179
 dackn assert mask bit (AT IF) 179
 dackn bit (AT IF) 179
 dackn de-assert bit (AT IF) 179
 dackn de-assert mask bit (AT IF) 179
 DASP Input bit (ATIF Read Only) 172
 DASP Output bit (ATIF) 172
 Data Bus Bit 7 Pull Up Enable bit (AT IF) 173
 Data Bus Pull Up Enable bit (AT IF) 173
 DATA ECC bit (ATIF) 171
 Data Error Number bit (ECC) 121
 Data errs bits (BFR) 72
 Data Integrity Block, DIB 493
 Data Mark bit (ATIF) 171

Q DOCUMENT NUMBER	REVISION	SHEET
R.C. Ayeras	Preliminary (a) 8/22/01	551 OF 571

data width 489
 Data_Request bits (BFR) 54
 DC Erase bit (DSS) 227
 DC erase field 406
 dcachrw bits (BFR) 56
 Dcerase_qualification mode 405
 Debug Address High Control Register 0 (BFR) 62
 Debug Address High Control Register 1 (BFR) 62
 Debug Address Low Control Register 0 (BFR) 61
 Debug Address Low Control Register 1 (BFR) 62
 debug bit (BFR) 61
 DEBUG INT bit (UPI/Proc) 294
 debug_int_clr bit (BFR) 61
 decoder done bit (ECC) 122
 Decoder Status High Register (ECC) 122
 Decoder Status Low Register (ECC) 121
 Decrement Write Command Queue Counter bit (AT IF) 159
 Decrement/Increment Write Command Queue Register (AT IF) 159
 def cli req bit (BFR) 75
 def2bfr_req 368
 defadr[8:1] 73
 defect enable bit (BFR) 75
 defect management 504
 Defect State machine (DFSM) 431
 Defect Table Address [24:17] (BFR) 74
 Defect Table Address Register - Page (BFR) 74
 Defect Table Address Register (BFR) 73
 Defect Table Reload Address High [16:9] bits (BFR) 74
 Defect Table Reload Address Register (BFR) 74
 Defect Table Reload Page Address[24:17] bits (BFR) 74
 Defect/Buffer Interface signal definitions 368
 defectunderun bit (BFR) 95
 Detect mode bit (HNS) 201
 Device bit (AT IF) 162
 Device DMA Enable bit (ATIF) 170
 dfctena bit (FMTR) 89
 Diag Enable bit (AT IF) 147
 DIB and DATA Errors Register (BFR) 72
 DIB Check bit (ECC) 116, 134
 DIB Control bits (ECC) 116
 DIB Control Register (AT IF) 159
 DIB Dummy bit (ECC) 116, 134
 DIB Enable bit (AT IF) 160
 DIB error bit (ECC) 124
 DIB Error Mask bit (AT IF) 151
 DIB errs bits (BFR) 72
 DIB Force bit (ECC) 116, 134
 DIB Generation bit (ECC) 134
 DIB in Buffer bit (ECC) 134
 DIB Internal Status Register 134
 DIB LBA Error bit (AT IF) 150
 DIB LBA Error Latched LBA High Register (AT IF) 160
 DIB LBA Error Latched LBA Register (AT IF) 160
 DIB Memory Error Latched LBA Register (AT IF Read Only) 160
 DIB Memory Fail Error bit (AT IF) 150
 DIB Memory Fail Error Mask bit (AT IF) 151
 DIB Read Operation 116
 DIB Reset bit (ATIF) 159
 DIB Write Operation 116
 DIBerror bit (ECC) 122
 DIBrd fault bit (ECC) 120
 DIBwrfault bit (ECC) 120
 didreuse bit (HNS) 200
 direqwr 506
 direqwr bit (FMTR) 89
 DIS_SERLCLK bit (MTR) 263
 Disable Abort bit (AT IF) 157
 Disable Auto CHS Command bit (AT IF) 146
 Disable CHS Increment bit (AT IF) 149
 disable error counter bit (ECC) 118
 Disable LoadSA bit (HNS) 189
 Disable/Brake Phase Output Control bit 253
 Disk Active bit (HNS) 198
 Disk Scan 505
 Disk Word Starting Address Level 1 Register (ECC) 123
 Disk Word Starting Address Level 2 Register (ECC) 123
 Disk Word Starting Address Level 3 Register (ECC) 123
 DISSERCLK (MTR) 263
 diswg bit (FMTR) 89
 DMA bit (AT IF) 148
 DMA Configuration bits (ATIF) 171
 DMA Request/Acknowledge Status Register (AT IF) 179
 DMACK Test bit (ATIF Read Only) 180
 DMACKN interrupt Status Mask Register (AT IF) 179
 DMACKN Interrupt Status Register (AT IF) 179
 dmareqo bit (AT IF) 179
 DMARQ Output Enable bit (AT IF) 148
 DMARQ Test bit (ATIF Read Only) 180
 dmarqena bit (AT IF) 179
 Don't Decrement CRS Control Bit (ATIF) 173
 Don't Update Auto Read CHS Register bit (ATIF) 173
 don't_load syndrome bit (ECC) 118
 Double Error bit (DSS) 232
 double-burst ECC algorithm 504
 dozana bit (FMTR) 85
 DRAM 361
 DRAM Interface Control Register (BFR) 56
 DRAM Interface Status Register (BFR) 55
 DRAM Read Timing 300, 508
 DRAM Reads For 2 Channels 303, 511
 DRAM State Machine 1 States Register (BFR) 57
 DRAM State Machine 2 States Registers 57
 DRAM State Machine Timing Control Register (BFR) 56
 DRAM Write Timing 301, 509
 dram_state machine state[19:0] (BFR) 57
 drdtp bit (BFR) 56
 DRIVE ID bit (ATIF) 170
 Drive ID bit (ATIF) 172
 Drive ID/Slave Busy Register (AT IF) 172
 Drive Ready bit (ATIF) 168
 Driver Interrupt Threshold [5:0] (MTR) 255
 Driver Interrupt Threshold Register (MTR) 255
 DRQ bit (ATIF) 168
 DSS Bits
 cos signxB 248
 DSS Bits
 6burst global err ena 218
 AM678SEL 233
 AMTOL 233
 Auincaddr 230
 BCV Bad 232
 BCV Correct Off 233
 BCV Dat 226
 BCV dat err 232
 BCV Data [6:0] 233
 BCV data fault delay 225
 BCV disable 2 bit pad 218
 BCV ECC[4:0] 234
 BCV Enable 233
 BCV Error 234
 BCV not ready 234
 BCV time-out 226, 232
 BCV time-out fault delay 225

Q DOCUMENT NUMBER	REVISION	SHEET
R.C. Ayeras	Preliminary (a) 8/22/01	552 OF 571

BCV567sel 233
BCVAM error 232
BCVAM[7:0] 232
brstardyn 235
brstbrdyn 236
brstcrdyn 236
brstdrdyn 237
brsterdyn 238
brstfrdyn 239
brstshft 235
brstxardyn 243
brstxbrdyn 244
brstxcrdyn 245
brstxerdyn 246
brstxfrdyn 247
bursta[11:0] 235
burstb[11:0] 236
burstc[11:0] 236
burstd[11:0] 237
burste[11:0] 238
burstf[11:0] 239
burstxa[11:0] 243
burstxb[11:0] 244
burstxc[11:0] 244
burstxd[11:0] 245
burstxe[11:8] 246
burstxf[11:0] 246
chunksync low qual 227
chunksync quality fault delay 226
clear servo fault at spoke 218
clear shock 218
cos signxA 248
cos signxA through F bits 248
cos signxC 248
cos signxD 248
cos signxE 248
cosval bursta[11:0] 239
cosval burstb[9:0] 240
cosval[9:0] 242
cosvalx[11:0] 247
dc erase 227
dc erase fault delay 226
Double Error 232
Enab Int 208
Enable Sector Timer 208
End Sector Time endtim[12:0] 209
Find Mode 217
flags[3:0] 231
FMTR Done 218
Force 227
force brstrdy 235
force servo fault error 217
Forced fault window 218
Formatter Spoke [12:0] 214
Freeze Sector Timer 218
head compare ena 217
head dat err 226
head dat err fault delay 225
head miscomp 226
head miscomp fault delay 225
headcomp[3:0] 217
Load Sector Timer Delay [7:0] 212
lsb dat err 226
lsb dat fault delay 225
lsb miscomp 227
lsb miscomp fault delay 226

lsb soft err 227
lsb soft err fault delay 226
LSB4bit 217
lsbcmpen[1:0] 217
lsbnum[3:0] 216
Map 217
mapflt 226
mask global BCV Dat error 220
mask global BCV time-out 221
mask global chunksync quality 222
mask global head dat err 220
mask global head miscomp 220
mask global lsb miscomp 222
mask global lsb soft err 222
mask global mapflt 220
mask global SAM low qual 221
mask global SAM time-out 221
mask global shock 220
mask global speed 220
mask global spoke num miscomp 221
mask global TA 220
mask global track dat err 221
mask global track miscomp 221
mask global track soft err 222
Mask shockfault shock 223
mask svofault BCV Dat err 223
mask svofault BCV time-out 223
mask svofault chunksync quality 224
mask svofault dc erase 224
mask svofault head dat err 223
mask svofault lsb dat err 223
mask svofault lsb miscomp 224
mask svofault lsb soft err 224
mask svofault preamble 224
mask svofault SAM low qual 223
mask svofault SAM time-out 223
mask svofault speed 223
mask svofault spoke num dat err 223
mask svofault spoke num miscomp 223
mask svofault TA 223
mask svofault track dat err 223
mask svofault track miscomp 223
mask svofault track soft err 224
Maximum Spoke Number [7:0] 215
New Sector Timer Value newstval[12:0] 210
Offsena 211
preamble 227
preamble det 231
preamble fault delay 226
Preamble_low 219
PRS Spoke Compared History[15:0] 216
prs spoke ena 218
PRSPOLY[7:0] 215
Restart WCS 231
RWgate_ena 218
SAM low qual 226
SAM low qual fault delay 225
SAM timeout 226
SAM time-out fault delay 225
SAM to SAM Time santosam[12:0] 212
Sector Timer Snapshot Value [12:0] 213
self-servo write enable 218
Servo Interrupt Off Time[12:0] 210
Servo Interrupt Time [12:0] 208
shock 226
Shock fault stop Formatter 231
shock pol 218

Q	DOCUMENT NUMBER	REVISION	SHEET
	R.C. Ayeras	Preliminary (a) 8/22/01	553 OF 571

sin signxA 248
sin signxA through F bits 248
sin signxB 248
sin signxC 248
sin signxD 248
sin signxE 248
Single Error 232
sinval burstA[11:0] 239
sinval burstB[9:0] 240
sinval[9:0] 243
sinvalx[11:0] 247
Skip Carry [6:0] 213
Skip ena 218
skip first SAM 217
Skip[6:0] 234
Soft err control[1:0] 219
speed 226
speed fault delay 225
speedhib[7:0] 220
speedlob[5:0] 220
spknum[7:0] 215
spoke gate 231
spoke mask[7:0] 215
spoke num dat 226
spoke num dat fault delay 225
spoke num miscomp 226
spoke num miscomp fault delay 225
spoke soft reset 218
Sync. Global Error or 0 228
Sync. Global Error or bit 15 228
Sync. SAM found 231
Sync. Servo fault 231
Sync. svo fault stop fmt 231
TA 226
TA fault delay 225
TA in Burst 231, 237, 239, 245, 247
TAinBCV 234
test brstcal 235
Test Clock 234
Test Load 234
test mode 234
testaddr[5:0] 231
Times Up Reload Value timeup[7:0] 208
Times Up Time timuptim[12:0] 210
Track Comp En[1:0] 219
track dat err 226
track dat fault delay 225
track miscomp 226
track miscomp fault delay 225
Track Number A Compare Value[15:0] 229
Track Number B Compare Value[15:0] 229
track soft err 227
track soft err fault delay 226
TRACKID16 218
trknum[14:0] 228
uP rdwcsena 230
vheadnum[3:0] 216
vmask global dc erase 222
vmask global force 222
vmask global preamble 222
vmask global spoke num dat err 221
vNew Skip Value[6:0] 213
vSpoke Counter [7:0] 214
vmask global lsb dat err 220
WCS ena 231
wcsaddr[5:0] 230

wcsdat[15:0] 230
Zero Phase Start 231
dwrtp bit (BFR) 56

E

ECC Acknowledge bit (BFR) 59
ecc action bit (ECC) 117
ECC Address Map 111
ECC Agent State Machine State Register 71
ECC Bits
accumulated error reset 117
all done (3rd Level) 124
allernum[3:0] 121
any error 121
bfrfault 119
bfirstop Nosynopen 115
Buffer Correction Disabled 115
corbsy 119
CountLBA 116
countLBA 134
critical error flag reset 117
critical error flag 135
dataernum[3:0] 121
DIB Check 116
DIB check 134
DIB Dummy 116, 134
DIB error 124
DIB force 116, 134
DIB Generation 116
DIB generation 134
DIB in Buffer 134
DIB In Buffer Ena 116
DIBerror 121
DIBrd fault 119
DIBwrfault 119
disable error counter 117
dont_load syndrome 117
dskadr1[15:8] 123
dskadr1[23:8] 123
dskadr2[15:8] 123
dskadr2[23:8] 123
dskadr3[15:8] 123
dskadr3[19:8] 123
EACC [11:0] 120
EACC [7:0] 120
ecc action 117
ecc fault 124
eccerror 119
eccfault 121
eccxc0 [7:0] 133
eccxc0[10:0] 133
eccxc1[10:0] 133
eccxc1[7:0] 133
eccxc2[10:8] 133
eccxc2[7:0] 133
ecommod 117
ecommod enable 115
EHIST [15:0] 121
error 124
error in ecc 121, 124
error threshold [4:0] 115
erruncorclr 117
EUNCORR [7:0] 121
fault clear 117
FIFO test mode 117
Firmware Correction 115
Firmware Status clr 117

Q	DOCUMENT NUMBER	REVISION	SHEET
	R.C. Ayeras	Preliminary (a) 8/22/01	554 OF 571

fwfault 119
LBAfault (DIB error read) 119
mcritical error threshold 115
memfault 119
miscorr-fault 119
Multi Media Support 115
Mux Select 117
No. DIB Errors 119
Number of Symbol errors in Data and XC 124
Number of Word Errors [4:0] 124
PLBA [15:0] 118
preloadn 115
Pseudo LBA Value [15:0] 118
Pseudo LBA Value [7:0] 118
raw uncorrectable 124
raw-uncorr 121
RLBA1 [15:0] 119
RLBA1 [7:0] 119
RLBA2 [15:0] 119
Sector LBA Number [15:0] 122
Sector LBA Number [7:0] 122, 125, 126
soft reset 117
Stack 10 Sector LBA Number [15:0] 125
Stack 11 Sector LBA Number [15:0] 125
Stack 12 Sector LBA Number [15:0] 126
Stack 2 Sector LBA Number [15:0] 125
Stack 20 Sector LBA Number [15:0] 126
Stack 21 Sector LBA Number [15:0] 126
Stack 22 Sector LBA Number [15:0] 126
Stop on 1st Uncorr err 115
synclose 119
syndrome open 117
tdata[15:0] 134
tdata[7:0] 134
total error number 124
uncorrectable error 121, 124
uncorrfault 119
W/R 121, 124
xccorror 119
ECC Block I/O 494
ECC Clock Register (CLK/APLL) 280
ECC Clock Select bits (CLK/APLL) 280
ECC Control Register (BFR) 72
ECC Control Register 0 (ECC) 116
ECC Control Register 1 (ECC) 117
ECC Control Register 2 (ECC) 118
ECC Correction Address - High Byte Register (BFR) 72
ECC Correction Address Register (BFR) 72
ECC Cross Check Syndrome 1 Register (ECC) 133
ECC Cross Check Syndrome 2 Register (ECC) 133
ECC Cross Check Syndrome register (ECC) 133
ECC Fault bit (ECC) 122, 124
ECC On The Fly Disable (LEO Mode) Operation 504
ECC On The Fly Enable Operation 501
ECC polynomial 493
ECC Request bit (BFR) 72
ECC Request Level High Register (BFR) 73
ECC Request Level Low Register (BFR) 73
ECC Stack 01 Register (ECC) 124
ECC Stack 02 Register (ECC) 125
ECC Stack 10 Register (ECC) 125
ECC Stack 11 Register 125
ECC Stack 12 Register (ECC) 126
ECC Stack 20 Register (ECC) 126
ECC Stack 21 Register (ECC) 126
ECC Stack 22 Register (ECC) 126
ECC Status Register (BFR) 72
ECC Status Register 0 (ECC) 119
ecc_enable bit (BFR) 73
ecc_sel_ack bit (BFR) 72
ecc2bfr_caddr 366
ecc2bfr_data 366
ecc2bfr_ndaterr 366
ecc2bfr_ndiberr 366
ecc2bfr_rdwrm 366
eccack 506
eccclk
 ECC block 333
eccdisable bit (FMTR) 90
eccdone 502
eccdout 506
eccen 506
eccerrdet 507
eccerrdetint bit (FMTR) 94
eccerror bit (ECC) 120
eccfault bit (FMTR) 92
eccfaultdone 507
eccreq 505
eccrun 507
ecctime 506
Eight/Twelve Pole Mode bit (MTR) 253
Embedded Read Channel bit (UPI) 293
Embedded Read Channel Version bits (UPI) 293
Emulator Clock Control bit (CLK/APLL) 279
Emulator Clock Register (CLK/APLL) 279
Emulator Clock Select bits (CLK/APLL) 280
Emulator Clock Select Enable bit (CLK/APLL) 279
Emulator Clock Status bit (CLK/APLL Read Only) 279
EMULCLK pin signal 339
enaanyerror bit (FMTR) 93
Enab Int bit (DSS) 208
Enab Sector Timer bit (DSS) 208
Enable AV Clock Output bit (TMUX) 276
Enable AV Clock Pullup bit (TMUX) 276
Enable DMA Delay bit (AT IF) 146
Enable to read back WCS RAM bit (DSS) 230
enacmdqstopnt bit (FMTR) 93
enacorrdone bit (FMTR) 93
enaeccerrdet bit (FMTR) 93
enafmtstop bit (FMTR) 93
enataafteram bit (FMTR) 93
enatabefoream bit (FMTR) 93
enataexceedlimit bit (FMTR) 93
enauncorrdone bit (FMTR) 93
encodmod enable bit (ECC) 115
enconmod bit (ECC) 118
End Formatter Queue Pointer Register (TA) 107
End of Command bit (AT IF) 150
End of Command Mask bit (AT IF) 152
End of Command Needs Service bit (AT IF) 150
End of Command Needs Service Mask bit (AT IF) 152
End Sector time 410
End Sector Time Register 209
Endec bypass mode 404
ENDOFSPOKE_DELAY Register 87
ENDOFSPOKE_DELAY Register (FMTR) 87
endptr bits (TA) 107
entry [5:0] (HNS) 187
Entry Requested [4:0] (HNS) 196
Entry Valid bit (HNS) 199
errclr bit (FMTR) 89
Error bit (ATIF) 169
Error bit (ECC) 124

Q DOCUMENT NUMBER	REVISION	SHEET
R.C. Ayeras	Preliminary (a) 8/22/01	555 OF 571

Error Clear bit (BFR) 71
 Error location 0 bits (ECC) 132
 Error Mask Register (FMTR) 91
 Error Register (FMTR) 92
 error threshold bits (ECC) 115
 erruncorrlr bit (ECC) 117
 exceed limit bit (FMTR) 92
 Exclude DevCtl BCH (AT IF) 178
 Exclude Reserved Bits 9AT IF) 178
 External Busy Status Register (UPI Read Only Offset B) 292
 External Clock 1 Control bit (CLK/APLL) 280, 281, 282
 External Clock 2 Control bit 279
 External Clock 2 Control bit (CLK/APLL) 280, 281, 283
 External Clock 2 Control bit (Clock/APLL) 282

F

fault clear bit (ECC) 118
 ffdone bit (FMTR) 95
 FIFO 55
 FIFO Empty +1 bit (AT IF) 155
 FIFO Empty bit (AT IF) 155
 FIFO Empty bit (BFR) 50
 FIFO empty bit (BFR) 70
 FIFO empty control bits (AT IF) 154
 FIFO Error bit (AT IF) 150
 FIFO Full - 1 bit (AT IF) 155
 FIFO Full bit (AT IF) 155
 FIFO Full bit (BFR) 50
 FIFO full bit (BFR) 70
 FIFO full control bits (AT IF) 154
 FIFO Overrun Error bit (AT IF) 155
 FIFO Ready Control bits (AT IF) 155
 FIFO Ready Control Register (AT IF) 155
 FIFO Reset bit (BFR) 55
 FIFO Status Control Register (AT IF) 154
 FIFO Status Register (AT IF) 154
 FIFO Test Mode bit (ECC) 117
 FIFO Underrun Error bit (AT IF) 155
 Fifo_flush bit (BFR) 71
 Find Mode bit (DSS) 217
 Firmware Correction bit (ECC) 115
 firmware DMARQ bit (AT IF) 180
 Firmware fault bit (ECC) 119
 Firmware Force State Machine Register (HNS) 195
 Firmware IORDY bit (AT IF) 180
 Firmware Status clr bit (ECC) 117
 First LSA Of The Track register 87
 First LSA To Transfer Register (TA) 106
 Flag Reserve bit (HNS) 198
 FLAGS bits (DSS) 231
 Flags register 231
 Flags Shadow Register (HNS) 198
 Flags Shadow Register Clear (HNS) 199
 Flash output mode 404
 fm2bfr_dibenable 367
 fmt2bfr 367
 fmtbusy bit (FMTR) 95
 Fmtena bit (BFR) 55
 fmtg cli req bit (BFR) 75
 fmq2bfr_naddr_ld 369
 FMTR Bits
 abortnow 88
 abortxfr 88, 95
 amsearchdly[3:0] 83
 amtimeout 92, 95
 amtimeout[5:0] 82

anyerrorint 94
 bcv 89
 bfr2fntm_uerr 95
 bfr2ta_terr 95
 bfrzfmtr_oerr 95
 calcisg[7:0] 81
 calsm[2:0] 97
 calunderun 95
 checksum_err 92
 corrdoneint 94
 currentlsa[15:8] 97
 currentlsa[7:0] 97
 datasize [7:0] 82
 datasize[12:0] 82
 defect_underun 95
 dfctena 88
 divreqwr 88
 diswg 88
 dozena 85
 eccdisable 89
 eccerrdetint 94
 eccfault 92
 enaanyerror 93
 enacmdqstopnt 93
 enacorrdone 93
 enaeccerrdet 93
 enafmtstop 93
 enata befoream 93
 enata exceed limit 93
 enataafteram 93
 enauncorrdone 93
 endofspoke_delay[7:0] 87
 errclr 88
 ffdone 95
 fmtbusy 95
 fmtrreset 88
 fmtrslp 89
 fmtrsm[3:0] 97
 fmtstart 88
 fmtstopint 94
 forcedoze 85
 fqidle 95
 iboffena 85
 ignpreflt [3:0] 81
 incpage_ena 89
 indexcnt[3:0] 96
 indextimout 92
 indxtoena 89
 lupcnt0 95
 maskwg 89
 maxindex [3:0] 81
 maxsplit[12:0] 84
 maxsplit[7:0] 84
 maxsplitena 89
 minsplit[7:0] 85
 minsplitena 89
 moving_avg 90
 nextlsa[15:0] 96
 nextlsa[7:0] 96
 nobufxfr 89
 numtacnt[7:0] 105
 overlprgena 89
 overlp_amsearchdly[5:0] 86
 overlprgrestart_adj[3:0] 84
 overlprgstop[5:0] 84
 pabspk[2:0] 86
 pfacthiwr 89

Q DOCUMENT NUMBER	REVISION	SHEET
R.C. Ayeras	Preliminary (a) 8/22/01	556 OF 571

pllafter-wdgena 90
pllafterwdg[5:0] 88
postamblereg[4:0] 87
preaflt 95
preaftena 89
q_paused 95
rd_svo_after_bcvwr 90
rdisgreg[7:0] 83
rdskipadj[5:0] 82
rgdlayreg[7:0] 83
scan_rep_cntr_reg[2:0] 101
scanhold[7:0] 101
scanhold[9:0] 101
scanlimit[7:0] 100
scanlimit[9:0] 100
secsize [12:8] 80
secsize [7:0] 80
sectrans[10:0] 88
sectrans[7:0] 88
sectrns_invalid 88
selfscan 89
selfscan0_1[15:0] 98
selfscan2_3[15:0] 98
selfscan4_5[15:0] 98
selfscan8_7[15:0] 99
selfscan8_9[15:0] 99
selfscanA_B[15:0] 99
selfscanC_D [15:0] 100
selfscanC_D[15:0] 100
selfscanE_F [15:0] 100
selfscanE_F[15:0] 100
seriousflt 92
settledone 88
skewreg[7:0] 85
skplreg[5:0] 81
startfq 88
stopantimout 91
stopatlimit 91
stopchecksum 91
stopecerrflt 91
stopfq 88
stopindexto 91
stoppreaft 91
stopseriousflt 91
stopsvoftird 91
stopsvoftwr 91
stopwgwedge 91
svoflterr [1:0] 92
symbolcntr[12:0] 97
Symbolcntr[7:0] 97
sympwdg [12:0] 80
sympwdg [7:0] 80
taafteram 94
tabefoream 94
tacthird 89
taexceedlimit 94
tarecmax[7:0] 105
testena 96
testforceam 96
testload 96
testrg 96
testwg 96
trak1stlsa[15:0] 87
uncorrdoneint 94
wdsecsize[11:0] 86

wdsecsize[7:0] 86
wgextend[7:0] 87
wgpreaerr 92
wgunderwg 92
wrisgreg[7:0] 83
wrpll[5:0] 81
xtermode 90
 FMTR Done bit (DSS) 218
 FMTR Holdoff Timer Register (BFR) 55
 Fmtr. Cmd. Queue Current Entry Register (BFR) 75
 fmtr_oerr bit (BFR) 54
 fmtr_uerr bit (BFR) 54
 fmtr2bfr_data_xfer 367
 fmtr2bfr_fifo_rst 367
 fmtr2bfr_sect_req 367
 fmtr2btr_data[15:0] 367
 fmtragterrclr bit (BFR) 55
 fmrreset bit (FMTR) 89
 fmtrslp bit (FMTR) 90
 fmtrsm[3:0] bits (FMTR) 97
 FMTRSPK bits (DSS) 214
 fmrstart bit (FMTR) 89
 fmrstopint bit (FMTR) 94
 Force bit (DSS) 227
 Force Brstrdy bit (DSS) 235
 Force DMARQ bit (AT IF) 180
 force doze bit (FMTR) 85
 force hns reset bit 195
 force host read command bit (HNS) 196
 force host write cmd bit (HNS) 195
 Force IODRY bit (AT IF) 180
 force no xfer read bit (HNS) 195
 force scan room bit (HNS) 195
 Force Sequencer State[2:0] (MTR) 254
 Force Servo fault bit (DSS) 218
 force special read (no transfer) bit (HNS) 195
 Forced Fault Window bit (DSS) 218
 Format Enable bit (AT IF) 147
 Formatter Acknowledge bit (BFR) 59
 Formatter Address [22:1] bits (BFR) 52
 Formatter Address page [22:1] 52
 Formatter Address Register 52
 Formatter Address Register (BFR) 52
 Formatter Cmd. Queue Enable bit (BFR) 75
 Formatter Command Queue Address bits (BFR) 75
 Formatter Command Queue Address Register (BFR) 74
 Formatter Command Queue Control Register 75
 Formatter Command Queue Status Register (BFR) 75
 Formatter Command Queue/Defect Acknowledge bit (BFR) 60
 Formatter Control Register (BFR) 55
 Formatter DIB Page Register (BFR) 54
 Formatter FIFO Empty bit (BFR) 54
 Formatter FIFO Full bit (BFR) 54
 Formatter Interrupt status bit (UPI) 293
 Formatter Queue Interface signal definitions 369
 Formatter Reload Address Register (BFR) 53
 Formatter Reload Page bits (BFR) 53
 Formatter Request Level Control Register (BFR) 53
 Formatter Rollover Address Register (BFR) 53
 Formatter Rollover Page bits (BFR) 53
 Formatter Spoke Register (DSS) 214
 Formatter State machine (FMTRSM) 431
 Formatter Status Register (BFR) 54
 Formatter Transfer Count Register (BFR) 54
 Formatter/Client Interface 367
 Foundry bits (UPI) 293
 fq2bfr_ptr [8:3] 369

Q DOCUMENT NUMBER	REVISION	SHEET
R.C. Ayeras	Preliminary (a) 8/22/01	557 OF 571

fq2bfr_req 369
 fqidle bit (FMTR) 95
 FRMTSPK bits (DSS) 214
 Full Hit bit (HNS) 188
 FW Buffer Auto Write Register (HNS) 194
 FW Command LBA High Register (HNS) 193
 FW Command LBA Low Register (HNS) 193
 FW REQUEST CRAM ENTRY FOR R/W register 196
 FW Sector Count Register (HNS) 193
 FW Update bit (HNS) 198
 fwnoxfrd bit (HNS) 200
 fwpartw2 bit (HNS) 200
 fwvideord bit (HNS) 190
 fwvideosel bit (HNS) 190
 fwwrroom bit (HNS) 200
 FZSTTIMER bit (DSS) 219

G

Galois Field 493
 gate_svooint bit (BFR) 68
 Gated Serial Clock bit (MTR) 260
 genesison bit (HNS) 189
 Glitch Filter on HRSTN Enable bit (ATIF) 173
 Global Error Mask Bits For Sync. Servo register 222
 Global Error Mask Bits for Sync. Servo register 220
 Global Error Mask bits for Sync. Servo register 221
 Global Errors 1 for Sync. Servo register 226
 Global Errors 2 for Sync. Servo register 226
 Global Errors 3 for Sync. Servo register 227
 Gray code 405
 grown defects 504

H

hand shaking 538
 HardSegmentation bit (HNS) 189
 hardware fault 503
 HD10_Port37 bitt (Test/Debug) 277
 HD11_Port22 bitt (Test/Debug) 277
 HD12_Port24 bitt (Test/Debug) 277
 HD7_Port39 bitt (Test/Debug) 277
 HD9_Port36 bitt (Test/Debug) 277
 Head Compare Enable bit (DSS) 217
 Head Compare Register (DSS) 217
 head dat err bit (DSS) 226
 head miscomp bit (DSS) 226
 Head Rollover bits (AT IF) 165
 Head Rollover Register (AT IF) 165
 headnum bits (DSS) 216
 hi_req_lev bit (BFR) 51
 High Buffer Pointer Offset Register (HNS) 192
 High Byte of Sin Value of X Register (DSS) 248
 High Byte of Sine Value of Burst Register (DSS) 248
 Hitachi Combo Interface 440
 hldoff_t_ldval bits[7:0] (BFR) 55
 hlowcrs bit (HNS) 189
 HNS Bits
 addcwspond 201
 addcwsval[7:0] 201
 Allocate mode 200
 allocvldoena 189
 alloreuse 200
 Auto Allocate (For Writing) 186
 Auto Mark (For Writing) 186
 Auto Partial Transfer 186
 Auto Read Transfer 186
 Auto Reuse Bfr (For Writing) 186

Auto Reuse LBA (For Writing) 186
 Auto Scan 186
 Auto Trim (For Writing) 186
 Awconflict 189
 bcqentry/awptr[13:0] 190
 bcqflags[2:0] 191
 Buffer mark mode 200
 buffer reuse 200
 bufmark2x 200
 bufsizeof[14:0] 192
 Cache Miss 187
 Can't Allocate 187
 Can't Mark 189
 Cleanup Done 187
 Clear Disk Active 199
 Clear Flag Reserve 199
 Clear FW Update 199
 Clear Locked 199
 Clear Mark 199
 Clear Not Dirty 199
 Clear Release Interrupt 199
 Clear Unavailable 199
 Clear Video data 199
 Clear Write Pending 199
 cram entry number[5:0] 188
 cram entry[5:0] 188
 CRAM Ready (Read Only) 196
 current marked 188
 currlba[26:0] 195
 Detect mode 200
 didreuse 200
 Disable Load LSA 189
 Disk Active 198
 elease Entry 187
 Entry Requested[4:0] 196
 entry valid 198
 entry[5:0] 186
 Flag Reserve 198
 force hns reset 195
 force host read command 195
 force host write cmd 195
 force no xfer read 195
 force partial write 195
 force scan room 195
 Full Hit 187
 FW Update 198
 fwbufautowr[13:0] 194
 fwcmlba[27:0] 193
 fwnoxfrd 200
 fwpartw2 200
 fwsecnt[15:0] 193
 fwvideosel 189
 fwwrroom 200
 genesison 189
 HardSegmentation 189
 highbptro[14:0] 192
 hlowcrs 189
 hns cws[13:0] 190
 hns lp 201
 hns smct[4:0] 203
 hns smstp[4:0] 204
 hns stpena 204
 hxferdone 189
 Just Mark 187
 LBA mark mode 200
 lbareus 200
 lcachedsect[13:0] 191

Q DOCUMENT NUMBER	REVISION	SHEET
R.C. Ayeras	Preliminary (a) 8/22/01	558 OF 571

Locked 198
lowbptro[13:0] 192
lowbptroffset[15:8] 192
Mask 198
Mask active mode 200
Mask Cache Miss 187
Mask Can't Allocate 187
Mask Cleanup done 187
Mask Full Hit 187
Mask Just Mark 187
Mask Partial Hit 187
Mask Release 187
Mask WrScanDn 187
maxentryaddr[5:0] 186
misslba [27:0] 187
Partial Hit 187
Rd transfer mode 200
Read/-Wr 196
Release Interrupt 198
scanactive valid 186
Scanactv mode 200
sectorsavail[13:0] 200
shdwbptr[13:0] 197
shdwoffs[13:0] 198
shdwsz[13:0] 197
shdwlba[26:0] 196
shdwvalid[13:0] 196
skip valid 188
sleepena 201
smentryaddr[5:0] 186
srchlba[27:0] 194
svbufautowr[13:0] 199
testmuxsel1[4:0] 202
testmuxsel2[4:0] 202
Transfer active 200
trgcount[13:0] 191
Unavailable 198
Video data 198
video read ena 189
Write Pending 198
WrScanDn 187
wrxpdena 189
wvideord 189
HNS Buffer Write Command Que Flags Register (Read Only) 191
HNS Buffer Write Command Queue Register 190
HNS CWS Register 190
HNS Interrupt Mask bit (AT IF) 152
HNS Mark Mask bit (AT IF) 152
HNS State Machine Control register 203
HNS State Machine Stop Register 204
hnslp bit (HNS) 201
hnsmsct[4:0] (HNS) 203
hnsmsstp bits (HNS) 204
hnsstpena bit (HNS) 204
Host Acknowledge bit (BFR) 59
Host Address Register - Low (BFR) 46
Host Address Register - Page (BFR) 46
Host Address Register bits [22:1] (BFR) 46
Host Address Register High (BFR) 46
Host Command Register (AT IF Read Only) 169
Host Control Register (BFR) 50
Host Cylinder Number [15:0] (AT IF) 162
Host Cylinder Number [7:0] (AT IF) 162
Host Cylinder Number [7:0] bits (AT IF) 162
Host Cylinder Number High Register (AT IF) 162
Host Cylinder Number Low Register (AT IF) 162
Host Device/Control Register (Read Only) 170
Host Drive Head Number Register (AT IF) 162
Host Enable bit (BFR) 50
Host Error Register 170
Host Features Register (AT IF) 170
Host Head Number bits (AT IF) 162
Host Interface Signal Descriptions 361
Host Interrupt status bit (UPI) 293
Host Reload bits [23:16] (BFR) 47
Host Reload Register 47
Host Reload Register - Page (BFR) 47
Host Reload Register [15:9] bits (BFR) 47
Host Request bit (BFR) 50
Host Request Control Register (BFR) 51
Host Reserved Bits (AT IF) 178
Host Reset Interrupt Status bit (UPI) 293
Host Rollover Address bit (BFR) 46
Host Rollover Address Register (BFR) 46
Host Rollover Register [23:16] (BFR) 47
Host Sector Count [7:0] bits (AT IF) 162
Host Sector Count bit-8 163
Host Sector Count High Register (AT IF) 163
Host Sector Count Low Register (AT IF) 162
Host Sector Number bits (AT IF) 161
Host Sector Number Register (AT IF) 161
Host State Machine Register (BFR) 51
Host Status Register (AT IF) 168
Host Status Register (BFR) 50
Host Transfer Count Register - High Byte (BFR) 49
Host Transfer Count Register (BFR) 49
hregrUdat 361
hst_addr_ack 361
hst_dat_ack 361
hst_end_addr 361
hst_oerr bit (BFR) 50
hst_pg_chng 361
hst_rd_dat 361
hst_req_lev 361
hst_rst bit (BFR) 50
hst_seq_brst 361
hst_strt_addr 361
hst_uerr bit (BFR) 50
hst_wr_dat 361
hst_xfr_lnth 361
hst_xfr_typ 361
hst2bfr_cmd_datn 364
hst2bfr_data[15:0] 364
hst2bfr_data_xfer 364
hst2bfr_sect size[8:0] 364
hst2bfr_sect_req 364
hst2bfr_wr_rdn 364
hst2btr_acmd_pls 364
hst2btr_fiforst 364
hstclk 364
hstreq 361
hstsel 361
hxferdone bit (HNS) 189
I
I/O Configuration Register (MTR) 264
iboffena bit (FMTR) 85
ICE 339
ID Not Found bit (ATIF) 171
Idle mode 402
Idle wakeup/recovery 357
Idle, Halt, and Stop 357
ifclk1f

Q DOCUMENT NUMBER	REVISION	SHEET
R.C. Ayeras	Preliminary (a) 8/22/01	559 OF 571

ATA block 335
ifclk1g
ATA block 336
ifclk2f
ATA block 337
ignpreflt[3:0] (FMTR) 81
Inc CHS bit (ATIF) 169
Incpage_ena bit (FMTR) 90
Increment Write Command Queue Counter bit (AT IF) 159
Index bit (ATIF) 169
Index Counter Register (FMTR Read Only) 96
indextimout bit (FMTR) 92
indxtoena bit (FMTR) 90
init_req bit (BFR) 56
Initial Lupcnt Register (TA) 109
Inter Sector Gap for Read Register (FMTR) 83
Inter Sector Gap for Write Register (FMTR) 83
Interface Control Register (AT IF) 169
Interface CRC Error Bad Block bit (ATIF) 171
Internal Formatter States 1 Register (Read Only) 97
Internal Sector Count Low Register (AT IF) 168
Interrupt Delay Done bit (AT IF) 150
Interrupt delay Done Mask bit (AT IF) 152
Interrupt Mask 1 Register (AT IF) 151
Interrupt Mask 2 Register (AT IF) 151
Interrupt Mask 3 Register (AT IF) 152
Interrupt Mask Register (FMTR) 93
Interrupt Mask Register (HNS) 187
Interrupt Register (FMTR) 94
Interrupt Register (UPI Offset C) 293
Interrupt Request Disable bit (ATIF) 170
Interrupt Status 1 Register (AT IF) 149
Interrupt Status 2 Register (AT IF) 150
Interrupt Status 3 Register (AT IF) 150
Interrupt Status Register (HNS) 187
intseccnt[7:0] bits (AT IF) 168
IO Control Register (AT IF) 173
IO Interface Control Clamp bit (ATIF) 173
IORDY Address Only bit (ATIF) 171
IORDY Inhibit bit (ATIF) 171
IORDY Timeout Inhibit bit (ATIF) 171
IORN Glitch Filter Enable bit (ATIF) 174
IOWN Glitch Filter Enable bit (ATIF) 174
IRQ14 Delay Counter bits (AT IF) 159
IRQ14 Delay Counter Register (AT IF) 159

J
JUMP instructions 411
Just Mark bit (HNS) 188

K
K7 Read Cycle 299
K7 Read/Write Cycle 298

L
LAST bit (AT IF) 148
Last Hit Entry Register (HNS) 186
Last Marked Entry Register (HNS) 188
LBA 493
LBA mark mode bit (HNS) 201
LBA Mode bit (AT IF) 162
LBA Offset Shadow Register (HNS) 198
LBAfault bit (ECC) 120
lbareuse bit (HNS) 200
LBS Number register (DSS) 216
ldcrs0ena bit (HNS) 189

LEO Mode 504
Leo mode 503
Level 1 High Page Address 123
line sparing technique 504
Load AUTORD LBA bit (AT IF) 169
Load Cached Sectors Register 191
Load down counter bits (MTR) 263
Load Sector Timer Delay Register 212
Load Up and Down counters bit (MTR) 253
lock/APLL Bits
 Buffer Clock Select [1:0] 280
Locked bit (HNS) 199
Logical 153
Logical Block Address 1-4 Register (AT IF) 165
Logical Block Address 3 Register (AT IF) 166
Logical Block Address 4 Register (AT IF) 166
logical block addresses 504
Logical ECC Count bits (AT IF) 153
Logical ECC Count Register (AT IF) 153
Logical ECC Count Register (ECC) 153
Logical Long bit (AT IF) 148
Logical Sector Address 493
Logical Sector Address Manager (LSAM) 431
Loop Counter register (TA) 106
Loop Interrupt bit (AT IF) 150
Loop Interrupt Enable bit (AT IF) 149
Loop Interrupt Mask bit (AT IF) 151
Low Buffer Pointer Offset Register (HNS) 192
Low Byte of Burst C register 236
lsb dat err bit (DSS) 226
lsb miscomp bit (DSS) 227
lsb soft error bit (DSS) 227
LSB4bit (DSS) 217
LSBCMPEN bits (DSS) 217
LSBNUM bits (DSS) 216
Lucent and NEC APLL Password Register 284
Lucent APLL1 and APLL2 Frequency Control Register 285
Lucent APLL1 and APLL2 Test Register 284
Lucent APLL1 Frequency PM Control Register 285
Lucent APLL2 Frequency PM Control Register 286
lupcnt0 bit (FMTR) 95
lupcount[10:8] bits (TA) 107
lupint_invalid bit (TA) 106

M
M Value bits (Clock/APLL) 287, 288
M1 Value (APLL1) 285
M1 Value bits (Clock/APLL) 285
M2 Value bit (APLL) 286
M2 Value bits (Clock/APLL) 285
Main Serial Channel bit (MTR) 260
Main Serial Transfer Busy bit (MTR) 260
MAP bit (DSS) 217
mapflt bit (DSS) 226
Mark active mode bit (HNS) 200
Mark bit (HNS) 199
Mask Global BCV Dat Err bit (DSS) 221
Mask Global BCV Time-out bit (DSS) 221
Mask Global CHUNKSYNC Quality bit (DSS) 222
Mask Global DCERASE bit (DSS) 222
Mask Global Force bit (DSS) 222
Mask Global Head Data Error bit (DSS) 221
Mask Global Head Miscompare bit (DSS) 220
Mask Global LSB Data Error bit (DSS) 220
Mask Global LSB Miscomp bit (DSS) 222
Mask Global LSB Soft Error bit (DSS) 222
Mask Global Mapflt bit (DSS) 220

Q DOCUMENT NUMBER	REVISION	SHEET
R.C. Ayeras	Preliminary (a) 8/22/01	560 OF 571

Mask Global PREAMBLE bit (DSS) 222
Mask Global SAM Low Qual bit (DSS) 221
Mask Global SAM Time-out bit (DSS) 221
Mask Global Shock bit (DSS) 221
Mask Global SPEED bit (DSS) 221
Mask Global Spoke Num Dat Err bit (DSS) 221
Mask Global Spoke Num Miscomp bit (DSS) 221
Mask Global TA bit (DSS) 221
Mask Global Track Dat Err bit (DSS) 222, 224
Mask Global Track Miscomp bit (DSS) 222
Mask Global Track Soft Error bit (DSS) 222
Mask Shockfault Shock bit (DSS) 223
Mask Svofault BCV Dat Err bit (DSS) 223
Mask Svofault BCV Time-out bit (DSS) 224
Mask Svofault CHUNKSYNC Quality bit (DSS) 225
Mask Svofault DCERASE bit (DSS) 225
Mask Svofault Head Data Error bit (DSS) 223
Mask Svofault Head Miscompare bit (DSS) 223
Mask Svofault LSB Data Error bit (DSS) 223
Mask Svofault LSB Miscomp bit (DSS) 225
Mask Svofault LSB Soft Error bit (DSS) 224
Mask Svofault PREAMBLE bit (DSS) 225
Mask Svofault SAM Low Qual bit (DSS) 224
Mask Svofault SAM Time-out bit (DSS) 224
Mask Svofault SPEED bit (DSS) 223
Mask Svofault Spoke Num Dat Err bit (DSS) 224
Mask Svofault Spoke Num Miscomp bit (DSS) 224
Mask Svofault TA bit (DSS) 223
Mask Svofault Track Miscomp bit (DSS) 224
Mask Svofault Track Soft Error bit (SVO) 224
maskwg bit (FMTR) 90
Max Index and Ignore Preaft Register (FMTR) 81
Maximum LBA 1-4 Register (AT IF) 166
Maximum LBA 3 Register (AT IF) 166
Maximum LBA 4 Register (AT IF) 167
Maximum LBA in CHS Mode Register (AT IF) 167
Maximum LBA in CHS Mode Register 2 (AT IF) 167
Maximum LBA in CHS Mode Register 3 (AT IF) 167
Maximum LBA in CHS Mode Register 4 (AT IF) 167
Maximum LBA2 Register (AT IF) 166
Maximum Number Of Entry Addresses Register 186
Maximum Split Register 84
Maximum Spoke Number Register 215
maxindex[3:0] (FMTR) 81
maxsplitena bit (FMTR) 90
med_req_lev bit (BFR) 51
memfault bit (ECC) 119
Memory Error Latched LBA High Register (AT IF) 160
Mighty Interface 434
Minimum Split Register (FMTR) 85
minsplitena bit (FMTR) 89
Miscellaneous Control Register (TMUX Offset 4) 276
miscorrfault bit (ECC) 120
Miss LBA Low Register 187
Mode Bits (Test/Debug) 276
Mode/Status Register (HNS Read Only) 200
mode_cmd 402
mode_ena 402
Moray generation interface 489
Motor 282
Motor Block Interrupt Enable bit 253
Motor Block Soft Reset bit 253
Motor Block Test Mux 462
Motor Chip Interfaces
 Hitachi Combo 461
 Mighty 460

Qombo 460
Motor Clock Control2 bit (Clock/APLL) 282
Motor Clock Control3 bit (Clock/APLL) 282
Motor Clock Register (Clock/APLL) 282
Motor Clock Serial Control bit (CLK/APLL) 282
Motor Commutation Logic 434
Motor Core Control Register 1 252
Motor Core Control Register 2 253
Motor Interrupt Block 434
Motor Main Serial Address Register 261
Motor Main Serial Data Register 260
Motor Phase Timing 315, 523
Motor PWM Invert 253
Motor PWM Logic 317, 525
Motor PWM Logic Block 434
Motor PWM Threshold [7:0] 256
Motor Run Logic Timing 316, 524
Motor see also MTR
Motor Serial Clock Select bits (CLK/APLL) 282
Motor Serial Data/Address bits 261, 262
moving_avg bit (FMTR) 90
MSC R/W Bit (MTR) 260
mtq2bfr_ 369
MTR Bits
 Accelerate/ Once Around Mode 252
 BEMF Window Threshold [5:0] 255
 Brake Phase Output Control 253
 Compare Window Enable Control 253
 Continuous Test 259
 Counter Prescale [5:0] 255
 DIS_SERCLK 263
 Disable Phase Output Control 253
 Driver Interrupt Threshold [5:0] 255
 Eight/ twelve Pole Mode 252
 Force Sequencer State [2:0] 254
 Gated Serial Clock 259
 LD_DN_CNTR[2:0] 263
 Load Up/Down Counters 252
 Main Serial Channel 259
 Main Serial Xfer Busy 259
 Motor Block Interrupt Enable 253
 Motor Block Soft Reset 253
 Motor Main Serial Address[4:1] 261
 Motor Main Serial Address[7:1] 261, 262
 Motor Main Serial Data[7:0] 260
 Motor PWM Invert. 252
 Motor PWM Threshold [7:0] 256
 MSC R/W bit 259
 MTRICSEL[1:0] 264
 Pass Through Enable 253
 PESPWM Invert 255
 PESPWM Threshold [7:0] 258
 PWM Auto Update Enable 257
 PWM Timing Value [11:0] 257
 PWM Value [13:0] 257
 Qom_mtrint_sel 258
 Read Sense Phase [2:0] 254
 Read Stop 259
 Read/Write 261, 262
 Run Count State 254
 Run Or Commutation Enable 253
 Sample Test 259
 SC1_MSCLK[1:0] 264
 SC2_MS DAT[1:0] 264
 SC3_MSENA[1:0] 264
 sel_Smode 258
 SENU Lead edge 255

Q DOCUMENT NUMBER	REVISION	SHEET
R.C. Ayeras	Preliminary (a) 8/22/01	561 OF 571

SENU_RW[1:0] 265
SENV_NST[1:0] 265
 Serial Address Size 259
SIPWM_div 258
Smode_oe 258
 State Advance Threshold Bits [5:0] 255
 Test Mux Control[2:0] 252
 Test Out Mux High [15:8] 259
 Test Out Mux Low [7:0] 259
 Top Level State Control 253
VCM Ser Xfer Busy 259
VCM Serial Channel 259
VCM SERDAT[15:0] 262
VIPWM half clock control 256
VIPWM Invert 252
VIPWMH Threshold Value [5:0] 256
VIPWMH_SVDAT & *VIPWML* & *SIPWM* 265
VIPWML Duty Cycle Control [1:0] 256
 Watchdog Timer Access Control[15:14] 264
 Watchdog Timer Password[13:0] 263
WD_POL 263
WDCNTR[15:0] 262
WDCNTR[15:8] 263
WDENA 263
WDTST 263
 mtrclk1g
 MOTOR block 327
 mtrclk2g
 MOTOR block 328
 MTRICSEL[1:0] 265
 Multi Media Support bit (ECC) 115
 MULTIPLE bit (AT IF) 148
 Multiword DMA Timing 309, 517
 Mux Selection bits (ECC) 117

N

N Value bits (Clock/APLL) 287
 N2 Value bits (Clock/APLL) 288
 NEC APLL1 and APLL2 Control Register 286
 NEC APLL1 Frequency Control 1 Register 287
 NEC APLL1 Frequency Control 2 Register 287
 NEC APLL2 Frequency Control 1 Register 287
 NEC APLL2 Frequency Control 2 Register 288
 New Command bit (AT IF) 149
 New Command Mask bit (AT IF) 151
 New Sector Timer Value Register (DSS) 210
 New Skip Value Register 213
 NEWSKVAL bits (DSS) 213
 newstval[12:8] (DSS) 212
 Next Entry Formatter Queue Pointer Register (TA) 107
 Next Logical Sector Address Register (FMTR Read Only) 96
 nextptr[5:0] bits (TA) 107
 nobufxfr bit (FMTR) 90
 nt_cntchnng bit (BFR) 68
 number of DIB errors bit (ECC) 120
 Number of Symbol Errors in Data and XC bits (ECC) 124
 numdaterr 506
 numdiberr 506
 numtacnt bit (TA) 105

O

OFFSENA bit (DSS) 212
 Others bitt (Test/Debug) 277
 Over Max LBA bit (AT IF) 150
 Over Max LBA Mask bit (AT IF) 151
 Overlap AM Search Delay Register (FMTR) 86

Overlap Read Gate Restart Adjust Register (FMTR) 84
 Overlap Read Gate Stop Register (FMTR) 84
 overlprgena bit (FMTR) 90
 ovlp_amsearchdly[5:0] (FMTR) 86

P

P Value bits (Clock/APLL) 287, 288
 P1 Value bit (APLL1) 285
 P2 Value bit (APLL2) 286
 Package Specifications 344
 Parallel Fettweiss Algorithm 491
 Partial Hit bit (HNS) 188
 Pass Through Enable bit (MTR) 254
 Pause At Next Pointer Register (TA) 108
 PAUSE Register (TA) 108
 PDIAG Input bit (ATIF Read Only) 172
 PDIAG Output bit (ATIF) 172
 PDIAG/DASP/JUMPER Register 172
 Pending Refresh Count bits (BFR) 76
 PESPWM Polarity Invert bit (MTR) 255
 PESPWM Threshold Register (MTR) 258
 PESPWM Threshold Value [7:0] 258
 pfacthiwr bit (FMTR) 90
 pg_chng bit (BFR) 58
 Physical ECC Count bits (AT IF) 153
 Physical ECC Count Register (AT IF) 153
 Physical Long bit (AT IF) 148
 PLBA [7:0] 118
 PLL Write Register (FMTR) 81
 pllaftrwdgena bit (FMTR) 90
 POSTAMBLEREG register 87
 POSTAMBLEREG Register (FMTR) 87
 postamblereg[4:0] bits (FMTR) 88
 Power Down Enable bit (ATIF) 174
 Power Down Enable bits (Test/Debug) 277
 Power Down Register 174
 Power Management Support 357
 Power on Reset Last bit (ATIF) 170
 Pre Spoke Low Register (DSS) 214
 preafit bit (FMTR) 95
 preafitena bit (FMTR) 90
 preamble bit (DSS) 227
 preamble field 406
 Preamble Length After Wedge Register (FMTR) 88
 Preamble_low bits (DSS) 219
 preambledet bit (DSS) 231
 Prefetch Enable bit (BFR) 71
 Prefetch Next Address Register 70
 Prefetch Next Address Register - Page (BFR) 70
 preloadn bit (ECC) 115
 Prescale Counter register (MTR) 255
 Programmed I/O Timing 308, 516
 Programmed LBA Register (ECC) 118
 PRS Polynomial Register 215
 prs spoke ena bit (DSS) 218
 PRS Spoke History Register 216
 PRSSPKHIST bits (DSS) 216
 pseudo OTF correction 502
 Pseudo Slave Mode bit (ATIF) 171
 Pull-up and Pull-down Control bit (TMUX) 276

Q

q_paused bit (FMTR) 95
 Qom_mtrint_sel bit (MTR) 258
 Qommo Interface 438

Q DOCUMENT NUMBER	REVISION	SHEET
R.C. Ayeras	Preliminary (a) 8/22/01	562 OF 571

R

R/W Channel Clock Control bit (CLK/APLL) 283
RAM bit (UPI) 292
raw mode/sync mode bit (TA) 104
Raw Uncorrectable Error bit (ECC) 122, 124
Rawdata Timing 312, 520
rawtadelay bits (TA) 104
Rd transfer mode bit (HNS) 201
rd_svo_after_bcvwr bit (FMTR) 90
rdwrdir 505
Read DMA Enable bit (AT IF) 147
Read Gate Delay Register (FMTR) 83
Read IRQ14 Delay bits (AT IF) 158
Read IRQ14 Delay Register (AT IF) 158
Read Multiple Enable bit (AT IF) 147
Read Sectors Enable bit (AT IF) 147
Read Sense Phase[2:0] (MTR) 254
Read Skip Adjust Register (FMTR) 82
Read Stop bit 259
Read Transfer Done bit (AT IF) 149
Read Transfer Done Mask bit (AT IF) 151
Read Wait Count 40 Register (UPI Offset 3) 290
Read Xfer Trigger Count register (HNS) 191
Read/-Wr bit (HNS) 196
Read/Write bit (MTR) 261
Read/Write Channel Clock Register 283
Ready-to-Pause Time Register (AT IF) 158
Refresh Acknowledge bit (BFR) 60
Refresh Control Register (BFR) 76
Refresh Count Register (BFR) 75
Refresh Enable bit (BFR) 76
Refresh Now bit (BFR) 76
Refresh Status Register (BFR) 76
Refresh Timing 301, 509
refreshclk
 BFR block 333
Register
 Memory Map 24
Register LBA Value Level 1 (ECC) 119
Register LBA Value Level 2 (ECC) 119
Registers
 16-Bit Error Mask 129
 16-bit Error Mask 129
 80D7h ECC_REQ
 ECC Request Level High 73
 ACPLK Atlas Core Processor Clock 279
 ADDCRS Add to Current Read Sectors 144
 ADDCWS Add to Current Write Sectors 143
 ADDHNSCWS Add HNS CWS 201
 ADDLUP Add to Loop Counter 107
 ADDLUPPTR Add To Loop Count At Pointer Value 108
 ADGCTRL ADRGEN Control 61
 AMSEARCHDLY AM Search Delay 83
 AMTOUTREG AM Timeout 82
 ARBCTRLI Arbiter Control 58
 ARBCTRLLO Arbiter Control Low 58
 ARBSTAT Arbiter Status 59
 ARBSTATLO Arbiter Status Low 59
 ARDLBA1-4 Auto Read LBA1 through 4 161
 ARDLBA2 Auto Read LBA2 161
 ARDLBA3 Auto Read LBA3 161
 ARDLBA4 Auto Read LBA4 161
 ASHDWCMMD Auto Shadow Command 164
 ASHDWCYLHI Auto Shadow Cylinder High 164
 ASHDWCYLLO Auto Shadow Cylinder Low 164

ASHDWHEAD Auto Shadow Head Number 163
ASHDWSECCNT Auto Shadow Sector Count 164
ASHDWSECNUM Auto Shadow Sector Number 163
ASICRST ASIC Reset Register 283
AT_PDENAL AT I/O Cell Power Down Enable Low 277
ATACLK ATA Clock 281
ATCONFIG AT Interface Configuration 171
ATORLO Auto Read Address 47
ATORPG Auto Read Address Register - Page 48
ATOWHI Auto Write Address Register - High Byte 48
ATOWLO Auto Write Address 48
ATOWPG Auto Write Address Register - Page 48
ATOWRLDHI Auto Write Reload Register 49
ATOWRLDPG Auto Write Reload Register Page 49
ATOWROLHI Auto Write Rollover Address Register 48
ATOWROLPG Auto Write Rollover Page 49
Auto Read Address Register - High Byte 47
AUTOCTL Auto Control 145
AUTOENA Auto Enable 186
AUTORDEN Auto Read Enable 146
BCHCMD_STAT Command-Status 177
BCHCTL BCH Control 178
BCHCYLHI BCH Cylinder High 177
BCHCYLLO BCH Cylinder Low 176
BCHDEVCTL_ALTSTAT BCH Device Control-Alternate Status 175
BCHDRVHD BCH Drive Head 177
BCHFATR_ERR BCH Feature/Error 175
BCHSECCNT BCH Sector Count 176
BCVAM BCV AM Pattern 232
BCVAMCTL BCV AM Control 233
BCVCTRL1 233
BCVCTRL2 BCV Control 2 234
BCVSTAT BCV Status For Synchronous Servo 232
BEMFTHR BEMF Window Threshold 255
BFRCLK Buffer Clock 280
BFRTEST1-3 Buffer Test 1 through 3 62
BFRTEST2 Buffer Test 2 63
BFRTEST3 Buffer Test 3 Register 63
BLKCNT Block Count 156
BUFSIZE0 Buffer Size Offset 192
BURSTA Burst A 235
BURSTB Burst B 236
BURSTC Burst C 236, 238
BURSTCHI High Byte of Burst C 236
BURSTCTL Burst Control 235
BURSTD Burst D 237
BURSTF Burst F 238
BURSTXA Burst A 243
BURSTXB Burst B 244
BURSTXC Burst C 244
BURSTXD Burst D 245
BURSTXE Burst E' 246
BURSTXF Burst F' 246
BYTECNT FORMAT (Selfscan) 102
CALCISG Calculator Inter Sector Gap 81
CLRFIFOERR Clear FIFO Error 155
CMDCTLHI Command Control High 148
CMDCTLLO Command Control Low 148
CMDENHI Command Enable high 147
CMDENLO Command Enable Low 147
CMDREG Command 88
CODERANGEEND Code Range End Address 69
CODERANGESTART Code Range Start Address 68
COMPHASE Commutation Phase 254
CONFIG0 Configuration Register 0 189
CONFIG1 Configuration 1 (HNS) 189

Q DOCUMENT NUMBER	REVISION	SHEET
R.C. Ayeras	Preliminary (a) 8/22/01	563 OF 571

CONFIGREG Configuration 89
 CONFIGREGHI Configuration High 90
 COSVAL Cos Value 242
 COSVALA Cos Value For Burst A 239
 COSVALB Cos Value For Burst B 240
 COSVALD Cos Value For Burst D 241
 COSVALX Cos Value of burst' 247
 COUNTER Watchdog Counter 263
 CPUBCTRL CPU Burst Control 70, 71
 CPUBNXTPG CPU Burst Next Address Register - Page 69
 CPUBREQVLV CPU Burst Request Level Control 71
 CPUSCTRL CPU Single Control 68
 CPUSSTAT CPU Single Status 68
 CPUSWAR1 CPU Single Write Address 1 66
 CPUSWAR1HI CPU Single Write Address 1 Register - High Byte 66
 CPUSWAR1PG
 CPU Single Write Address 1 Page 66
 CPUSWAR2 CPU Single Write Address 2 66
 CPUSWAR2HI CPU Single Write Address 2 Register - High 66
 CPUSWAR2PGHI CPU Single Write Address 2 Register - Page High 67
 CPUSWAR2PGLO CPU Single Write Address 2 Register - Page Low 66
 CRCVAL CRC Value 174
 CRSHI Current Read Sectors High 143
 CRSLO Current Read Sectors Low 143
 CRSSTAT CRS Status 144
 CSCCLK Cache Scan Clock 283
 CSTAT Core Status 59
 CURAGNTAR Current Agent Address 60
 CURAGNTARHI Current Agent Address Register - High Byte 60
 CURAGNTARPG Current Agent Address Register - Page 60
 CURAGTNUM Current Agent Number Being Serviced 60
 CURRENT_PTR 109
 CURRENTLSA Current LSA 97
 CURRLBALO Current LBA Low 195
 CWSHI Current Write Sectors High 142
 CWSLO Current Write Sectors Low 142
 CWSSTAT Current Write Sectors Status 144
 DATASIZE Sector Data Size 82
 DEBUGADROHI Debug Address High Control 0 62
 DEBUGADROLO Debug Address Low Control 0 61
 DEBUGADR1HI Debug Address High Control Register 1 62
 DEBUGADR1LO Debug Address Low Control 1 62
 DECSTATH Decoder Status High 122
 DECSTATL 121
 DEFADR Defect Table Address 73
 DEFADRPG Defect Table Address - Page 74
 DEFRLD Defect Table Reload Address 74
 DIBCTL DIB Control 159
 DIBERRS/DATAERRS DIB and DATA Errors 72
 DIBINTERNAL DIB Internal Status 134
 DIBLERRLBA DIB LBA Error Latched LBA 160
 DIBLERRLBAHI DIB LBA Error Latched LBA Register High 160
 DIBMERRLBA DIB Memory Error Latched LBA 160
 DIBMERRLBAHI DIB Memory Error Latched LBA High 160
 DMACKINTMSK DMACKN interrupt Status Mask 179
 DMACKNINT DMACKN Interrupt Status 179
 DMAREQCK DMA Request/Acknowledge Status 179
 DRAMCTRL DRAM Interface Control 56
 DRAMSTAT DRAM Interface Status 55
 DRAMSTATE1 DRAM State Machine 1 States 57
 DRAMSTATE2 DRAM State Machine 2 57
 DRAMTIMING DRAM State Machine Timing Control 56
 DRINTTHR Driver Interrupt Threshold 255

DSKADR1 Disk Word Starting Address Level 1 123
 DSKADR2 Disk Word Starting Address Level 2 123
 DSKADR3 Disk Word Starting Address Level 3 123
 EACC Accumulated Sector In Error Counter 120
 ECC Syndrome 127
 ECC_REQ ECC Request Level High 73
 ECC_REQ_LEV Request Level Low 73
 ECCAGNTSM ECC Agent State Machine State 71
 ECCCLK ECC Clock 280
 ECCCORADR ECC Correction Address 72
 ECCCORADRHI ECC Correction Address - High 72
 ECCCTRL ECC Control 72
 ECCSTAT ECC Status 72
 ECCXC0 ECC Cross Check Syndrome 0 133
 ECCXC1 ECC Cross Check Syndrome 1 133
 ECCXC2 ECC Cross Check Syndrome 2 133
 ECONFIG0 115
 ECTRL0 116, 117, 118
 EHIST Accumulated Error Number History 121
 EMUCLK Emulator Clock 279
 ENDOFSPOKE_DELAY 87
 ENDPTR End Formatter Queue Pointer 107
 ENDSTIM End Sector Time 209
 ENDSTIMHI 209
 ERREG Error Register 92
 ERRMSKREG Error Mask 91
 ESTAT0 ECC Status 0 119
 EUNCORR Accumulated Uncorrectable Sector Count 121
 FIFORDYCTL FIFO Ready Control 155
 FIFOSTAT FIFO Status 154
 FIFOSTATCTL FIFO Status Control 154
 FIFOWORDS BFR To Host FIFO Words 154
 FLAGS 231
 FLSA 1st LSA To Transfer 106
 FMTADR Formatter Address 52
 FMTADRPG Formatter Address 52
 FMTCTRL Formatter Control 55
 FMTQENTRY Fmtr. Cmd. Queue Current Entry 75
 FMTR_HOLDOFF_TIMER 55
 FMTRDIBPG Formatter DIB Page 54
 FMTRL D Formatter Reload Address 53
 FMTR D Formatter Rollover Address 53
 FMTRQBASE Formatter Command Queue Address 74
 FMTRQCTRL Formatter Command Queue Control 75
 FMTRQSTAT Formatter Command Queue Status 75
 FMTRREQVLV Formatter Request Level Control 53
 FMTRSPK Formatter Spoke 214
 FMTSTAT Formatter Status 54
 FWBUFAUTOWR FW Buffer Auto Write 194
 FWCMDLBAHI FW Command LBA High 193
 FWCMDLBALO FW Command LBA Low 193
 FWCGRAMREQ FW REQUEST CRAM ENTRY FOR R/W 196
 FWFRCECMD Firmware Force State Machine 195
 FWSECCNT FW Sector Count 193
 HARHI Host Address Register High 46
 HARLO Host Address Low 46
 HARPG Host Memory Page Address 46
 HCTRL Host Control 50
 HEADCOMP Head Compare 217
 HEADROLL Head Rollover 165
 HIGHPTRO High Buffer Pointer Offset 192
 HNSBCQ HNS Buffer Write Command Queue 190
 HNSBCQFLAGS HNS Buffer Write Command Que Flags 191
 HNSCWS HNS CWS 190
 HNSSMCTL HNS State Machine Control 203
 HNSSMSTOP HNS State Machine Stop 204
 HRLDHI Host Reload 47

Q DOCUMENT NUMBER	REVISION	SHEET
R.C. Ayeras	Preliminary (a) 8/22/01	564 OF 571

HRLDPG Host Reload Page 47
HROLHI Host Rollover Address High 46
HST_REQ_CTRL Host Request Control 51
HST_STATE_MACHINE Host State Machine 51
HSTAT Host Status 50
HSTCMD Host Command 169
HSTCYLHI Host Cylinder Number High 162
HSTCYLLO Host Cylinder Number Low 162
HSTDEVCTL Host Device/Control 170
HSTDRVHD Host Drive Head Number 162
HSTERR Host Error 170
HSTFEATR Host Features 170
HSTSECCNTHI Host Sector Count High 163
HSTSECCNTLO Host Sector Count Low 162
HSTSECNUM Host Sector Number 161
HSTSTAT Host Status 168
HXFERCNTHI Host Transfer Count Register - High Byte 49
HXFERCNTLO Host Transfer Count 49
IDSLVBSY Drive ID/Slave Busy 172
IFCTL Interface Control 169
IFMTRS1 Internal Formatter States 1 (FMTR) 97
INDEXCNT Index Counter 96
INITIAL_LUPCNT Initial Luptcnt 109
INTERRUPT Interrupt Status (HNS) 187
INTERRUPTMASK Interrupt Mask (HNS) 187
INTMASK Interrupt Mask 93
INTMSK1 Interrupt Mask 1 151
INTMSK2 Interrupt Mask 2 151
INTMSK3 Interrupt Mask 3 152
INTREG Interrupt 94
INTSECCNTLO Internal Sector Count Low 168
INTST1 Interrupt Status 1 149
INTST2 Interrupt Status 2 150
INTST3 Interrupt Status 3 150
IOCONFIG I/O Configuration 264
IOCTL IO Control 173
IRQDLYCNTR IRQ14 Delay Counter 159
LASTHITENT Last Hit Entry (HNS) 186
LASTJMARK Last Marked Entry 188
LBA1-4 Logical Block Address 1-4 165
LBA3 Logical Block Address 3 166
LBA4 Logical Block Address 4 166
LCACHEDSECT Load Cached Sectors 191
LOADSECT Load Sector Timer Delay 212
LOGECCCNT Logical ECC Count 153
Logical Block Address 2 Register (AT IF) 166
LOWBPTR0 Low Buffer Pointer Offset 192
LPLL1PM Lucent APLL1 Frequency PM Control 285
LPLL2PM Lucent APLL2 Frequency PM Control 286
LPLLTST Lucent APLL1 and APLL2 Test 284
LSA FORMAT (Selfscan) 102
LSBNUM LBS Number 216
LUFREQS Lucent APLL1 and APLL2 Frequency Control 285
LUPCOUNT Loop Counter 106
MAXCHSLBA Maximum LBA in CHS Mode 167
MAXCHSLBA2 Maximum LBA in CHS Mode 2 167
MAXCHSLBA3 Maximum LBA in CHS Mode 3 167
MAXCHSLBA4 Maximum LBA in CHS Mode 4 167
MAXENTRYADDR Maximum Number Of Entry Addresses 186
MAXLBA1-4 Maximum LBA 1-4 166
MAXLBA2 Maximum LBA2 166
MAXLBA4 Maximum LBA 4 167
MAXSPKNU Maximum Spoke Number 215
MAXSPLIT Maximum Split 84
MINSPLIT Minimum Split 85
MISS_LBALO Miss LBA Low 187
MODE/STAT Mode/Status Register 200
MSERADR Motor Main Serial Address 261
MSERDAT Motor Main Serial Data 260
MTRCLK Motor Clock 282
MTRCORE1 Motor Core Register 1 252
MTRCORE2 Motor Core Control Register 2 253
Muxed ECC Syndrome and Error Parameters 127
MXIDX/IPFLT Max Index and Ignore Preflft 81
NEC1FREQ1 NEC APLL1 Frequency Control 1 287
NEWSKVAL New Skip Value 213
NEWSTVA New Sector Timer Value 210
NEXTLSA Next Logical Sector Address 96
NEXTPTR Next Entry Formatter Queue Pointer 107
NPLL1N NEC APLL1 Frequency Control 2 287
NPLL2M NEC APLL2 Frequency Control 1 287
NPLL2N NEC APLL2 Frequency Control 2 288
NPLLCNTL NEC APLL1 and APLL2 Control 286
NXTDATADR CPU Single Next Read Address 67
NXTDATADRHI CPU Single Next Read Address High 67
NXTDATADRDL CPU Single Next Read Address Register Low 67
NXTDATADRPGHI CPU Single Next Read Address - Page High 67
OVLP_AMSEARCHDLY Overlap AM Search Delay 86
OVLPARGRESTART_ADJ Overlap Read Gate Restart Adjust 84
OVLPARGSTOP Overlap Read Gate Stop 84
PAUSE 108
PAUSE _ AT _ PTR Pause At Next Pointer 108
PDIAGDASP PDIAG/DASP/JUMPER 172
PESPWM Threshold 258
PHYECCCNT Physical ECC Count 153
PLBA Programmed LBA (ECC) 118
PLLAFTRWG Preamble Length After Wedge 88
PLLPASWD Lucent and NEC APLL Password 284
POSTAMBLEREG 87
PREFETCHNXT Prefetch Next Address 70
PREFETCHNXTPG Prefetch Next Address Register - Page 70
PRESCCNTR Prescale Counter 255
PRSPOLY PRS Polynomial 215
PRSSPKHIST PRS Spoke History 216
PWRDN Power Down 174
RDIRQDLY Read IRQ14 Delay 158
RDISGREG Inter Sector Gap for Read 83
RDSKIPADJ Read Skip Adjust 82
RERDCTL Re-Read Control 173
RESUME (TA) 108
RFCNT Refresh Count 75
RFCTRL Refresh Control 76
RFSTAT Refresh Status 76
RGDLAYREG Read Gate Delay 83
RLBA1 Register LBA Value Level 1 119
RLBA2 Register LBA Value Level 2 119
RWCCLK Read/Write Channel Clock 283
RWCTL RW Control 85
SAM2SAM SAM to SAM Timer Register 212
SCAN_REP_CNTR_REG Selfscan Repeat Pattern Control 101
SCANHOLD Scan Error Count Holding 101
SCANLIMIT Scan Error Limit 100
SDMACTL SDMA Control 157
SDMAMODE SDMA Timing Mode 157
SECPERCYL1-3 Sectors Per Cylinder 1-3 165
SECPERCYLHI Sectors Per Cylinder High 165
SECPERTRK Sector Per Track 165
SECTORL Sector Rollover 164
SECSIZE Sector Size 80
SECTORSVAIL Sectors Available Loaded to Host 200
SECTRANS Sectors Transferred 88
SECTSIZEHI Sector Size High 152

Q DOCUMENT NUMBER	REVISION	SHEET
R.C. Ayeras	Preliminary (a) 8/22/01	565 OF 571

SECTSIZELO Sector Size Low 152
 SELFSCAN0_1, E_F Selfscan Word 0_1 through E_F 98
 SELFSCAN4_5 Selfscan Word 2 98
 SELFSCAN6_ Selfscan Word 3 99
 SELFSCAN8_9 Selfscan Word 4 99
 SELFSCAN_A_B Selfscan Word 5 99
 SELFSCAN_C_D Selfscan Word 6 100
 SELFSCAN_E_F Selfscan Word 7 100
 SELFSCANREGHI Selfscan High 98
 SGLOBALERR1 Global Errors 1 for Sync. Servo 226
 SGLOBALERR2 Global Errors 2 for Sync. Servo 226
 SGLOBALERR3 Global Errors 3 for Sync. Servo (Read Only) 227
 SGLOBALMASK1 Global Error Mask Bits for Sync. Servo 220
 SGLOBALMASK2 Global Error Mask bits for Sync. Servo 221
 SGLOBALMASK3 Global Error Mask Bits For Sync. Servo 222
 SHDWBPTR Buffer Pointer Shadow 197
 SHDWCWSHI Shadow of CWS High 145
 SHDWCWSLO Shadow of CWS Low 145
 SHDWFLAGCLR Flags Shadow Register Clear 199
 SHDWFLAGS Flags Shadow 198
 SHDWOFFS LBA Offset Shadow 198
 SHDWSIZE Segment Size Shadow 197
 SHDWSLBA Start LBA Shadow 196
 SHDWVALID Valid LBA Shadow 196
 SIGNVALX Sin Value of X 248
 SIGNVALXHI High Byte of Sin Value of X 248
 SINVAL Sin Value 243
 SINVALA Sine Value For Burst A 239
 SINVALB Sine Value For Burst B 240
 SINVALC Sine Value For Burst C 241
 SINVALX Sin Value of Burst' 247
 SINVALXHI High Byte of Sine Value of Burst 248
 SIPWM Div 258
 SIPWMTHR SIPWM Threshold 256
 SKEWREG Spoke Skew 85
 SKIPCARRY Skip Carry 213
 SKIPENTRY (HNS) 188
 SKPLLREG Skip PLL 81
 SLEEPSSET Sleep Set 201
 SMCTL State Machine Control 156
 SMENTRYADDR State Machine Entry Address Register 186
 SMSTOP State Machine Stop 156
 SMV Set Multiple Value 156
 SONICRESET Sonic PORN, Hard and Soft Reset Interrupt Register 174
 SONICTEST1 Sonic Test 1 180
 SONICTEST2 Sonic Test 2 181
 SPARELOGIC Spare Logic 51
 SPAREOUT Spare Logic 135
 SPEEDHIB Speed High Boundary 220
 SPEEDLOB Speed Low Boundary 220
 SPKCTL1 Spoke Control 1 217
 SPKCTL2 Spoke Control 2 218
 SPKCTL3 Spoke Control 3 218
 SPKCTL4 Spoke Control 4 219
 SPKMSK Spoke Mask 215
 SPKNUM Spoke Number 215
 SPKSTATUS Spoke Status 231
 SPOKECNT Spoke Counter 214
 SR2DATHI Serial 2 Data High 296
 SRCHLBAHI Search LBA High 194
 SRCHLBALO Search LBA Low 194
 SRDATLO Serial Data Low 296
 SRXERCTL Serial Transfer Control 296
 SSVODLYCTL1 Servo Delay Control 1 for Sync. Servo 225
 SSVODLYCTL2 Servo Delay Control 2 for Sync. Servo 225

SSVODLYCTL3 Servo Delay Control 3 for Sync. Servo 226
 SSVOFLTMASK1 Servo Fault Mask Bits For Sync. Servo 223
 SSVOFLTMASK2 Servo Fault Mask bits for Sync. Servo 223
 SSVOFLTMASK3 Servo Fault Mask bits for Sync. Servo 224
 STACK00 124
 STACK02 ECC Stack 02 125
 STACK0H Stack 01 124
 STACK10 ECC Stack 10 Register 125
 STACK11 ECC Stack 11 Register 125
 STACK12 ECC Stack 12 126
 STACK20 ECC Stack 20 126
 STACK21 ECC Stack 21 126
 STACK22 ECC Stack 22 126
 STADVTHR State Advance Threshold 255
 STASTIM Start Sector Time 209
 STATREG Status 95
 STSNAP Sector Timer Snapshot 213
 SVBUFAUTOWR Saved Buffer Auto Write Pointer 199
 SVITIM Servo Interrupt Time 208
 SVOCLK Servo Clock 281
 SVOINTOFF Servo Interrupt Off Time 210
 SymbolCNTR Symbol Counter 97
 SYMPWDG Calculator Symbols Per Wedge 80
 TA Thermal Asperity Address 63
 TA_CURR_PTR_LO 65
 TA_CURR_PTR_PG 65
 TACRLL0 Thermal Asperity Control Low 64
 TACTRL Thermal Asperity Control 64
 TALO Thermal Asperity Base Address Low 63
 TAPG Thermal Asperity Base Address Register Page 63
 TARECCONFIG TA Record Configuration 104
 TARECMAX TA Record Maximum 105
 TAREQLEVO Thermal Asperity Request Level 0 63
 TAREQLEVI Thermal Asperity Request Level 1 64
 TASTAT Thermal Asperity Status 64
 TASTRLNGTH TA STR Length 106
 TASTRLSA TA Strobe LSA 105
 TASTRSYMBOL TA Strobe Symbol 105
 TDATA Test Data To FIFO (ECC) 134
 Test Out Mux 259
 TESTADDR Test Address 231
 TESTMUXSEL1 Test Mux Select 1 202
 TESTMUXSEL2 Test Mux Select 2 (HNS) 202
 TESTREG Formatter Test Register 96
 TESTSKP TEST Skip (DSS) 234
 TIMEUPLO Times-Up Reload Value 208
 TMUX_MISC Miscellaneous Control 276
 TMUX_STATCTL Status & Control 276
 TMUX_TSTIO1CTL Test IO 1 Control 270
 TMUX_TSTIO1SEL Test IO 1 Select 266
 TMUX_TSTIO2CTL Test IO 1 Control 275
 TMUX_TSTIO2SEL Test IO 2 Select 271
 TNACTL2 TNA Control Register 2 212
 TOTALERRSECTotal Error Sector 135
 TRAK1STLSA 1st LSA Of The Track 87
 TRGCOUNT Read Xfer Trigger Count 191
 TRKACMPHI 229
 TRKACMPLO 229
 TRKBCMP Track Number B Compare 229
 TRKBCMPHI Track Number B Compare High 229
 TRKNUM Track Number 228
 TRKNUM32 Track Number 32 228
 TRPTIME Ready-to-Pause Time 158
 TSTCNTL Test IO Mux Control (MTR) 259
 TSTCTL TEST Control (DSS) 234
 UNCORR_PTR 109
 UPI_SVOWAITR Servo Read Wait Count 292

Q	DOCUMENT NUMBER	REVISION	SHEET
	R.C. Ayeras	Preliminary (a) 8/22/01	566 OF 571

UPI_SVOWAITW Servo Write Wait Count 292
UPI_WAITAVR AV Read Wait Count 292
UPI_WAITAVW AV Write Wait Count 291
UPI_CTL Control 289
UPI_EXTBSYSTAT External Busy Status 292
UPI_INTRPT Interrupt 293
UPI_VERHI Version High Byte 293
UPI_WAIT100 Wait Count 100 291
UPI_WAIT40R Read Wait Count 40 290
UPI_WAIT40W Write Wait Count 40 290
UPI_WAIT66 Wait Count 66 291
UPIF UP IF Status 62
VCCPMVALH Voice Coil PWM Value High 258
VCMAU VCM Auto Update Enable 257
VCMSERPL VCM Serial Port 262
VCPVMTIMH Voice Coil PWM Timing Value High 257
VCPWMTIM Voice Coil PWM Timing 257
VCPWMVALL Voice Coil PWM Value 257
VIPWMH Threshold 256
VIPWML Threshold Register (MTR) 256
WCQDECINC Decrement/Increment Write Command Queue 159
WCSADDR WCS Address 230
WCSCONF WCS Configuration 230
WCSDAT WCS Data 230
WDSECSIZE Word Sector Size 86
WDXFRCNTRHI Word Transfer Counter High 154
WDXFRCNTRLO Word Transfer Counter Low 153
WGEXTEND WG Extend At End Of Sector 87
WRIRQDLY Write IRQ14 Delay 159
WRISGREG Inter Sector Gap for Write 83
WRPLLREG PLL Write 81
WTCHPSWD Watchdog Password 263
XFERCNT Formatter Transfer Count 54
ZEROXTND Zero Extend 86
Registers CPUBNXT CPU Burst Next Address 69
Registers PRESPK Pre Spoke 214
Release Entry bit (HNS) 188
Release Interrupt bit (HNS) 198
Release Version bits (UPI) 293
reqout bit (BFR) 59
Re-Read Control Register 173
Reset APLL Clocks bit (CLK/APLL) 283
Reset interrupt bit (AT IF) 175
Reset Interrupt Mask bit (AT IF) 174
Restart WCS bit (DSS) 231
RESUME (Write Only FMTR) 108
Run Count State bit (MTR) 254
Run or Commutation Enable bit (MTR) 254
RW Control Register (FMTR) 85
rwlk 367, 401
BFR block 332
ECC block 334
FMTR block 330
SERVO block 326
RWDATA pins 489
RWgate_ena bit (DSS) 218

S

SAM 405
SAM detection quality 490
SAM Low Qual bit (DSS) 227
SAM Timeout bit (DSS) 227
SAM to SAM bits (DSS) 212
SAM to SAM Timer Register 212
Sample Test bit (MTR) 259
Saved Buffer Auto Write Pointer Register 199

SC1_MSCLK[1:0] 264
SC2_MSDAT[1:0] (MTR) 264
SC3_MSENA[1:0] (MTR) 264
Scan Error Count Holding Register (FMTR) 101
Scan Error Limit Register (FMTR) 100
scanactive valid bit (HNS) 187
Scanactv mode bit (HNS) 201
SCLK Timing 314, 522
SDATA Read Timing 314, 522
SDATA Write Timing 314, 522
sdma 3.5 bit (AT IF) 157
SDMA Control Register (AT IF) 157
SDMA Timing Mode bits (AT IF) 157
SDMA Timing Mode Register (AT IF) 157
SDMA Transfer bit (AT IF) 157
SDRAM Bus 538
SDRAM Clock Delay Control 288
sdram_type bit (BFR) 61
SDRAM1 bits (UPI) 289
Search LBA High Register (HNS) 194
Search LBA Low Register (HNS) 194
Sector Count Greater Than CRS bit (AT IF) 145
Sector Count Greater Than CWS bit (AT IF) 144
Sector Data Size Register 82
Sector Last Enable bit (AT IF) 149
Sector Per Track Register (AT IF) 165
Sector Rollover bits (AT IF) 164
Sector Rollover Register (AT IF) 164
Sector Size High Register (AT IF) 152
Sector Size Low Register (AT IF) 152
Sector Size Register (FMTR) 80
Sector start_addr 506
Sector Timer Snapshot Register 213
Sector_Request bits (BFR) 54
Sectors Available Loaded to Host Register 200
Sectors Per Cylinder High Register (AT IF) 165
Sectors Per Cylinder Registers (AT IF) 165
Sectors Transferred Register (FMTR) 88
SECTSIZE[7:0] bits (AT IF) 152
SECTSIZE[8] bit (AT IF) 153
Seek Complete bit (ATIF) 168
Segment Size Shadow Register (HNS) 197
sel_agent bits (BFR) 58
selfscan bit (FMTR) 90
Selfscan Bits
BYTE1 102
BYTE2 102
BYTE3 102
BYTE4 102
bytecntr[12:10] 102
bytecntr[9:2] 102
LSA[11:8] 102
LSA[7:0] 102
Selfscan Repeat Pattern Control Register (FMTR) 101
Selfscan Word 0 Register (FMTR) 98
Selfscan Word 1 Register (FMTR) 98
Selfscan Word 2 Register (FMTR) 98
Selfscan Word 3 Register (FMTR) 99
Selfscan Word 4 Register (FMTR) 99
Selfscan Word 5 Register (FMTR) 99
Selfscan Word 6 Register (FMTR) 100
Selfscan Word 7 Register (FMTR) 100
selfscan_mode bit (BFR) 61
Self-Servo Write Enable bit (DSS) 218
SENU, SENV, SENW 436
SENU_RW [1:0] (MTR) 265
senule bit (MTR) 255

Q DOCUMENT NUMBER	REVISION	SHEET
R.C. Ayeras	Preliminary (a) 8/22/01	567 OF 571

SENV_NST[1:0] (MTR) 265
 SER Bits
 SER2 Busy (Read Only) 296
 Serial 2 Address [6:0] 296
 Serial Data [7:0] 296
 Write or Read Indicator 296
 SERBSY bit (SER) 296
 serclk
 SERIAL block 337
 Serial Address bits [6:0] (SER) 296
 Serial Address Size bit (MTR) 260
 Serial Data High Register (SER) 296
 Serial Data Low Register (SER) 296
 Serial Interface Read/Write To A Register 313, 521
 Serial see also SER
 Serial Transfer Control Register (SER) 296
 seriousflt bit (FMTR) 92
 servo address mark 406
 Servo Burst Data 406
 Servo Bursts 405
 Servo Clock 1 Select bits (CLK/APLL) 281
 Servo Clock 2 Select bits (CLK/APLL) 281
 Servo Clock Register (CLK/APLL) 281
 Servo Clocks Control bit (CLK/APLL) 281
 Servo Delay Control 1 for Sync. Servo register 225
 Servo Delay Control 2 for Sync. Servo register 225
 Servo Delay Control 3 for Sync. Servo register 226
 Servo Fault Mask bits for Sync. Servo bit 224
 Servo Fault Mask Bits For Sync. Servo register 223
 Servo Fault Mask bits for Sync. Servo register 223
 Servo Interrupt Off Time Registers 210
 Servo Interrupt Status bit (UPI) 293
 Servo Interrupt time 410
 Servo Interrupt Time Register 208
 SERVO mode 489
 Servo Read Wait Count Register (UPI Offset 8) 292
 Servo Write Wait Count Register (UPI Offset 8) 292
 servockl
 MOTOR block 327
 serwrrd ind bit (SER) 296
 Set Busy bit (AT IF) 169
 Set DRQ bit (ATIF) 169
 Set IRQ14 bit (ATIF) 169
 Set Multiple Value Register (AT IF) 156
 settledone bit (FMTR) 89
 sft_rst bit (BFR) 62
 Shadow of CWS High Register (AT IF) 145
 Shadow of CWS Low Register (AT IF) 145
 SHDWCWS[11:8] bits (AT IF) 145
 SHDWCWS[7:0] (AT IF) 145
 shock bit (DSS) 226
 Shock Fault Stop Formatter bit (DSS) 231
 shock pol bit (DSS) 219
 sin signxA bit (DSS) 248
 sin signxB bit (DSS) 248
 sin signxC bit (DSS) 248
 sin signxD bit (DSS) 248
 sin signxE bit (DSS) 248
 sin signxF bit (DSS) 248
 Sin Value of Burst' Register (DSS Read Only) 247
 Sin Value register (DSS) 243
 Sine Value For Burst A register (DSS) 239
 Sine Value For Burst C register 241
 Single Error bit (DSS) 232
 SINVAL bits (DSS) 243
 SINVALXHI bit (DSS) 248
 SIPWM Div Register (MTR) 258
 SIPWM Threshold Register (MTR) 256
 sipwm_div bits (MTR) 258
 Skip Carry bits (DSS) 213
 Skip Carry Register (DSS) 213
 Skip Enable bit (DSS) 219
 Skip Entry Register (HNS) 188
 Skip First SAM bit (DSS) 217
 Skip PLL Register (FMTR) 81
 skip valid bit (HNS) 188
 Slavebsyn bit (ATIF) 172
 Sleep Mode bit (AT IF) 174
 Sleep Set Register (HNS) 201
 sleepclr bits (HNS) 201
 sleepena bit (HNS) 201
 SMCTL[4:0] bits (AT IF) 156
 SMSTOP[4:0] bits (AT IF) 157
 SMV[7:0] bits (AT IF) 156
 soft error control bits (DSS) 219
 Soft POR bit (CLK/APLL) 284
 soft reset 503
 Soft Reset bit (ECC) 118
 Sonic PORN, Hard and Soft Reset Interrupt Register 174
 Sonic Test 1 Register 180
 Sonic Test 2 Register 181
 Spare Logic bits (BFR) 52
 Spare Logic Input (clk) bit (ATIF) 180
 Spare Logic Input (gclk) bit (ATIF) 180
 Spare Logic Out bits (MTR) 258
 Spare Logic Register (BFR) 51
 Spare Logic Register (ECC) 135
 speed bit (DSS) 226
 Speed high boundary bits (DSS) 220
 Speed High Boundary register 220
 Speed low boundary bits (DSS) 220
 Speed Low Boundary register (DSS) 220
 Spindle Motor PWM 453
 Spoke Control 1 register (DSS) 217
 Spoke Control 2 register (DSS) 218
 Spoke Control 3 register (DSS) 218
 Spoke Control 4 Register 219
 Spoke Counter Register (DSS) 214
 spoke counting 413
 Spoke gate bit (DSS) 232
 Spoke Mask register 215
 Spoke Mode Details 405
 Spoke Num Dat bit (DSS) 227
 spoke number miscompare bit (DSS) 227
 Spoke Number register 215
 Spoke Skew Register (FMTR) 85
 SPOKE SOFT RESET bit (DSS) 218
 Spoke Status register (DSS) 231
 SPOKEIF 412
 srmdat[5:0] 404
 srvstrobe 404
 STACK00 Register (ECC) 124
 start ack bit (BFR) 55
 Start of Sector Time bits 12-8 (DSS) 209
 start req bit (BFR) 55
 Start Sector time 410
 Start Sector Time Register 209
 startfq bit (FMTR) 89
 State Advance Threshold Bits [5:0] (MTR) 255
 State Advance Threshold Register (MTR) 255
 State Machine Control Register (AT IF) 156
 State Machine Entry Address Register (HNS) 186
 State Machine Stop Register (AT IF) 156

Q DOCUMENT NUMBER	REVISION	SHEET
R.C. Ayeras	Preliminary (a) 8/22/01	568 OF 571

Status & Control Register (Test/Debug Read Only Offset 7) 276
 Status Read by Host bit (AT IF) 149
 Status Read by Host Mask bit (AT IF) 151
 Status Register (FMTR) 95
 Stop Enable bit (AT IF) 156
 Stop on First Uncorrectable Error bit (ECC) 115
 stopamtimeout bit (FMTR) 91
 stopatlimit bit (FMTR) 91
 stopchecksum bit (FMTR) 91
 stopdiberrflt bit (FMTR) 91
 stopeccerrflt bit (FMTR) 91
 stopfq bit
 FMTR) 89
 stopindexto bit (FMTR) 91
 stoppreaflt bit (FMTR) 91
 stopseriousflt bit (FMTR) 91
 stopsvofltrd bit (FMTR) 91
 stopsvotimout bit (FMTR) 91
 stopwgwedge bit (FMTR) 91
 Stratus System Block Diagram 22, 23
 svoclkl
 SERVO block 325
 svoflterr bits (FMTR) 92
 svowaitr[5:0] (UPI) 292
 svowaitw[5:0] (UPI) 292
 Symbol Counter Register (FMTR, Read Only) 97
 Sync Global Error or trknum 15 bit (DSS) 228
 Sync Global Error or zero bit (DSS) 228
 Sync mark detection 489
 Sync. SAM found bit (DSS) 232
 Sync. Servo fault bit (DSS) 232
 Sync. Servo fault stop fnt bit (DSS) 232
 synclose 506
 synclose bit (ECC) 120
 syncls 503
 Syndrome Generator register 504
 syndrome open bit (ECC) 117

T

TA bit (DSS) 226
 TA Bits
 addlup[10:0] 107
 addlup[7:0] 107
 addlup_ptr 107
 addlupfail 106
 addlupfail_ptr 106
 addlupptr[5:0] 108
 current_pointer [5:0] 109
 endptr[5:0] 107
 flsa[15:0] 106
 flsa[7:0] 106
 initial_lupcnt[13:8] 109
 initial_lupcnt[7:0] 109
 lupcntinvalid 106
 lupcount[10:0] 106
 lupcount[7:0] 106
 nextptr[5:0] 107
 pause_at_ptr[5:0] 108
 raw mode/sync mode 104
 rawtadelay[3:0] 104
 tarecena 104
 tastr befoream 104
 tastr beforeasplit 104
 tastrena 104
 tastrlength[13:0] 106
 tastrlength[7:0] 106

 tastrlsa[15:0] 105
 tastrlsa[7:0] 105
 tastrsymbol[13:0] 105
 tastrsymbol[7:0] 105
 uncorr_stoptarec 104
 uncorr_ptr0 109
 uncorr_ptr1 109
 TA Current Pointer Low Register (BFR) 65
 TA Current Pointer PG Register (BFR) 65
 TA in BCV bit (DSS) 234
 TA in Burst bit (DSS) 232
 TA Record Configuration Register 104
 TA Record Maximum Register (TA) 105
 TA Sector Size[2:0] (BFR) 64
 TA Strobe Length Register (TA) 106
 TA Strobe LSA Register (TA) 105
 TA Strobe Symbol Register (TA) 105
 TA_CURR_PTR[15:0] bits (BFR) 65
 TA2bfr_data [16:0] 368
 TA2bfr_xfr 368
 taafteram bit (FMTR) 94
 tabefoream bit (FMTR) 94
 taclk 368
 tachird bit (FMTR) 90
 taexceedlimit bit (FMTR) 94
 tarecena bit (TA) 104
 tarecmax bit (TA) 105
 tastrbefoream bit (TA) 104
 tastrbeforeasplit bit (TA) 104
 tastrena bit (TA) 104
 Test Address register 231
 Test Brstcal bit (DSS) 235
 Test Clock bit (DSS) 234
 TEST Control Register (DSS) 234
 Test Data To FIFO register (ECC) 134
 Test deccrs bit (AT IF) 180
 Test deccws bit (AT IF) 180
 Test FIFO Words bit (AT IF) 181
 Test Interrupt bit (AT IF Write Only) 181
 Test IO 1 Control Register (Offset 1) 270
 Test IO 1 Select Register (Offset 0) 266
 Test IO 2 Control Register (Offset 3) 275
 Test IO 2 Select Register (Offset 2) 271
 Test IO Mux Control Register (MTR) 259
 Test Load bit (DSS) 234
 Test Mode bit (DSS) 234
 Test Mode for Watchdog bit (MTR) 263
 Test Mux Control[2:0] (MTR) 252
 Test Mux Select 1 register (HNS) 202
 Test Mux Select 2 register (HNS) 202
 Test Out Mux [15:8] (Motor) 259
 Test Out Mux [7:0] (Motor) 259
 Test Register (FMTR) 96
 Test Skip bits (DSS) 234
 TEST Skip Register (DSS) 234
 Test/Debug Bits
 1394 Operating Mode (R/O) 276
 CLKOUT Driver Enable 276
 DASP_Port13 277
 enable AVclock output 276
 enable AVclock pullup 276
 HD0_Port10 277
 HD1_Port11 277
 HD10_Port37 277
 HD11_Port22 277
 HD12_Port24 277
 HD2_Port12 277

Q DOCUMENT NUMBER	REVISION	SHEET
R.C. Ayeras	Preliminary (a) 8/22/01	569 OF 571

HD5_Port15 277
HD6_PORT1 277
HD6_PORT16 277
HD7_Port39 277
HD8_Port17 277
HD9_Port36 277
Mode Bits[4:0] 276
Others 277
PDIAG_Port14 277
Pull-up & Pull-down Control 276
TESTIO1 BLKSEL[3:0] 270, 275
TESTIO1 enable 270
TESTIO1SEL[7:0] 266
TESTIO2 enable 275
TESTIO2SEL[7:0] 271
 TESTADDR bits (DSS) 231
 testdataxfr bit (AT IF) 181
 testena bit (FMTR) 96
 testforceam bit (FMTR) 96
 TESTIO1 BLKSEL[3:0] (TEST) 271
 TESTIO1 Enable bit (TEST) 270
 TESTIO1SEL bits (TEST) 266
 TESTIO2 BLKSEL[3:0] (TEST) 276
 TESTIO2 Enable bit (TEST) 275
 TESTIO2SEL bits (TEST) 271
 testload bit (FMTR) 96
 testmuxsel1 [4:0] (HNS) 202
 testmuxsel2[4:0] (HNS) 203
 testrg bit (FMTR) 96
 testwg bit (FMTR) 96
 Thermal Asperity Acknowledge bit (BFR) 60
 Thermal Asperity Address bits (BFR) 63
 Thermal Asperity Base Address Register Low (BFR) 63
 Thermal Asperity Base Address Register Page (BFR) 63
 Thermal Asperity Base Address Registers (BFR) 63
 Thermal Asperity Control Register 64
 Thermal Asperity Enable bit (BFR) 65
 Thermal Asperity FIFO Empty bit (BFR) 64
 Thermal Asperity FIFO Error Clear bit (BFR) 65
 Thermal Asperity FIFO Full bit (BFR) 64
 Thermal Asperity FIFO Reset bit (BFR) 65
 Thermal Asperity Module (16-Bit 80C0h - 80DFh) (8-Bit FBC0h - FBDFh) 104
 Thermal Asperity Overrun bit (BFR) 64
 Thermal Asperity Request bit (BFR) 64
 Thermal Asperity Request Count bits (BFR) 64
 Thermal Asperity Request Level 0 Register (BFR) 63
 Thermal Asperity Request Level 1 Register (BFR) 64
 Thermal Asperity Status Register (BFR) 64
 Thermal Asperity Underrun bit (BFR) 64
 Times Up Reload Value Register 208
 Top Level State Control bit (MTR) 253
 Total Error Sector Register (ECC) 135
 Total Number Of Symbol Errors bits (ECC) 124
 Track 0 bit (AT IF) 171
 TRACK COMP EN bits (DSS) 219
 track data error bit (DSS) 227
 Track Miscompare bit (DSS) 227
 Track Number 32 Register (DSS Read Only) 228
 Track Number A Compare High register 229
 Track Number A Compare Low register 229
 Track Number A Compare register (DSS) 229
 Track Number B Compare High register 229
 Track Number B Compare register 229
 Track Number Registers (DSS) 228
 track soft error bit (DSS) 227

TRACKID16 bit (DSS) 218
 Transfer Active bit (AT IF Read Only) 142
 Transfer Active bit (AT IF) 143
 Transfer Active bit (ATIF Read Only) 163
 Transfer active bit (HNS) 201
 Trapper block 502
 tras bits (BFR) 56
 trc[3:0] bits (BFR) 56
 trcd bit (BFR) 56
 Tristate DASP bit (ATIF) 173
 TRKACMPLO[7:0] (DSS) 229
 TRKCMPBHIG bits (DSS) 230
 TRKCMPEN bit (Servo) 219
 TRKCMPHI bits (DSS) 229
 TRKNUMHI bits (DSS) 228
 trp bit (BFR) 56
 TRPTIME[4:0] bits (ATIF) 158
 Two port RAM 412

U

UDL 357
 UDL Version bits (UPI) 293
 Ultra Force DMARQ bit (AT IF) 180
 Ultra Force IORDY bit (AT IF) 180
 Unavailable bit (HNS) 198
 uncorr_ptr0 bit (TA) 109
 uncorr_ptr1 bit (TA) 109
 uncorr_stoptarec bit (TA) 104
 uncorrdone 506
 uncorrdoneint bit (FMTR) 94
 Uncorrectable Error bit (ECC) 122, 124
 Uncorrected Pointer Register (TA) 109
 uncorrfaul bit (ECC) 120
 uP Core Clock Status (CLK/APLL Read Only) 279
 UP IF Status Register (BFR) 62
 uP Pause Transfer bit (AT IF) 157
 uP Stop Transfer at Zero CRS or CWS bit (AT IF) 158
 uP Stop Transfer Now bit (AT IF) 157
 upaddr 361
 upclkout 362
 UPCLKOUT pin signal 340
 UPI/Proc Bits
 AV RESET 293
 AVINT 293
 burst_wait_clk_inv 289
 CLK Invert 289
 CLK Invert Completed 289
 cnt100r[3:0] 291
 cnt100w[3:0] 291
 cnt40r[5:0] 290
 cnt40w[5:0] 290
 cnt66r[3:0] 291
 cnt66w[3:0] 291
 DEBUG INT 293
 Embed Read Channel 292
 FMTRINT 293
 Foundry 293
 HINT 293
 HRESET 293
 RAM 292
 Read Channel Version 293
 Release Version 292
 SDRAM1[1:0] 289
 Soft Reset 289
 SVOINT 293
 svowaitr[5:0] 292
 svowaitw[5:0] 292

Q DOCUMENT NUMBER	REVISION	SHEET
R.C. Ayeras	Preliminary (a) 8/22/01	570 OF 571

SvoWS[5:0] 290
UDL Version 292
waitavr[5:0] 292
waitavw[5:0] 291
 upi_upclkout
 BFR block 333
 UPI block 338
 upi2bfr_dram_data[15:0] 362
 upi2bfr_lbytr_wr 362
 upi2bfr_ubyte_wr 362
 upi2bir_addr[20:0] 362
 upi2bir_dransel 362
 upi2bir_rdwrn 362
 upwrdat 361

V

valid error address 502
 valid error value 502
 Valid LBA Shadow Register (HNS) 196
 VCM Auto Update Enable register 257
 VCM Serial Channel bit (MTR) 260
 VCM Serial Port Register 262
 VCM Serial Transfer Busy bit (MTR) 259
 Version Register High Byte UPI Offset B) 293
 Video data bit (HNS) 198
 Video Read Enable bit (HNS) 189
 VIPWM Invert bit (MTR) 253
 VIPWMH Threshold Value [5:1] 256
 VIPWMH_SVDAT & VIPWML & SIPWM Output Enable bit (MTR) 265
 VIPWML Duty Cycle Control [1:0] (MTR) 256
 VIPWML Threshold Register (MTR) 256
 VIPWML Threshold Value [4:0] (MTR) 256
 Voice Coil (VC) PWM Logic 434, 454
 Voice Coil PWM Timing 318, 526
 Voice Coil PWM Timing register 257
 Voice Coil PWM Value register 257
 vVIPWML Threshold Value [4:0] 256

W

W/R bit (ECC) 121, 124
 Wait Count 100 Register (UPI Offset 5) 291
 Wait Count 66 Register (UPI Offset 4) 291
 waitavr[5:0] (UPI) 292
 waitavw[5:0] (UPI) 291
 Watch Dog Polarity bit (MTR) 263
 Watch Dog Timer Enable bit (MTR) 263
 Watchdog Counter register 263
 Watchdog Password (MTR Write Only) 263
 Watchdog Timer Load Value register 262
 Watchdog Timer Operation 463
 WCS 411
 WCS address bits (DSS) 230
 WCS Address register (DSS) 230
 WCS Configuration register (DSS) 230
 WCS Data register 230
 WCS enable bit (DSS) 231
 WDCNTR[15:0] (MTR) 262
 wdgtnmr[13:8] (MTR) 264
 wdgtnmrctl[15:14] (MTR) 264
 WDXFRCNTR[7:0] bits (AT IF) 153
 WDXFRCNTR[8] bit (AT IF) 154
 WG Extend At End Of Sector Register (FMTR) 87
 wgpreaerr bit (FMTR) 92
 wgunderwg bit (FMTR) 92
 Word Sector Size Register (FMTR) 86

Word Transfer Counter High Register (AT IF) 154
 Word Transfer Counter Low Register (AT IF) 153
 Write Buffer Enable bit (AT IF) 147
 Write DMA Enable bit (AT IF) 147
 Write Fault bit (ATIF) 168
 Write IRQ14 Delay bits (AT IF) 159
 Write IRQ14 Delay Register (AT IF) 159
 Write Long Enable bit (AT IF) 147
 Write Multiple Enable bit (AT IF) 147
 Write Pending bit (HNS) 198
 Write Sectors Enable bit (AT IF) 147
 Write Verify Enable bit (AT IF) 147
 Write Wait Count 40 Register (UPI Offset 2) 290
 WRRDN bit (AT IF) 148
 WrScanDn bit (HNS) 188
 wrtstb 361
 wrxpdna bit (HNS) 190

X

xcerror bit (ECC) 120
 xctime 506
 xfr_lnth bits (BFR) 58
 xfr_lnth[2] bit (BFR) 58
 xfr_typ bits (BFR) 58
 xtallf
 TMUX block 337
 UPI block 337
 xtermode bit (FMTR) 90

Z

Zero Extend Register (FMTR) 86
 Zero Phase Start bit (DSS) 232

Q DOCUMENT NUMBER	REVISION	SHEET
R.C. Ayeras	Preliminary (a) 8/22/01	571 OF 571